Lucky Star LS-486E Rev:C1/C2 (SIO with TTL chips)
Chipset
Socket 
FSB speeds 25MHz33MHz40MHz50MHz
Form factorBaby AT (max 220 x 330 mm)
Dimensions220mm x 190mm
Cache
128KB256KB512KB
Max RAM size
128MB
RAM types 72-pin FPM72-pin EDO
PSU connector
Also known as
- Acorp <unknown>
I/O ports1x
AT Keyboard
1x
Floppy interface
2x
IDE interface
1x
Parallel
2x
Serial
Expansion slots3x
16-bit ISA
3x
32-bit PCI
Notes
Rev C1 uses thru hole TTL chips near the LPT header, while rev C2 has surface mount TTL chips. There are versions that support EDO memory, not all of them do, this depends on the revision of the chipset.
512KB cache configuration:
- JP1: 1-2
- JP2: 2-3
- JP3 [factory hardwired to 2-3]: 1-2
Last updated 2025-12-11T08:09:57Z
Board info score is 9.6/10
Chips
-> Chipset part
-> Clock Synth / PLL
-> Human Interface
-> Signal transmitter/receiver
-> Super I/O
CPU family support
2 BIOS files available
Award - 2 entries
POST string
Note
Core Ver.
BIOS Ver.
Logs
POST string
03/14/96-SiS-496-497/A/B-2A4IBL13C-00
Note
Core version
4.51G
BIOS version
Logs
2 drivers available
Version
OS support
Arch
Size
Filename
Version
OS support
MS-DOS
OS/2 Warp 3.x
Windows 3.1x
Windows NT 3.1
Windows NT 3.5x
Windows NT 4.0
Arch
x86
Size
Empty
Filename
Version
OS support
MS-DOS
NetWare Server 3
OS/2 1.x
Windows 3.0
Windows NT 3.1
Arch
x86
Size
97.9KB
Filename
4 board documents available
Release date
File
Logs
Chip
Release date
File
Logs
Chip
Release date
2009-10
File
Logs
Chip
Release date
2013-04
File
Logs
Chip
Release date
2004-11
File
Logs
Chip
Release date
2025-10
File
Logs
Chip
Release date
2002-10-20
File
Logs
Chip
Release date
2006-01
File
Logs
Chip
Release date
2002-10-20
File
Logs
Family
Release date
File
Logs
Image 1 of 6 (computerguy096)
Image 2 of 6 (computerguy096)
Image 3 of 6 (BreakPoint)
Image 4 of 6 (rad)
Image 5 of 6
Image 6 of 6
Disclaimer
The info found in this page might not be entirely correct. Check out this guide to learn how you can improve it.