TEK-AT3L
80386DX SINGLE-BOARD COMPUTER
HARDWARE REFERENCE MANUAL
VERSION 2.0, March 1993

TEKNOR MICROSYSTEMS INC.
31 de la Seigneurie E.
Suite 107
Blainville, PQ
J7C 4G6 CANADA

ref: M730_2-0

FOREWORD

The information in this document is provided for reference purposes only. Teknor does not assume any liability for application or use of the information or products described herein.

This document may contain or reference information and products protected by the copyrights or patents of others and does not convey any license under the patent right of Teknor, nor the rights of others.

This manual does not discuss standard features of the IBM family of Personal Computers. Instead, it focuses on the superset of features that TEKNOR has implemented into its single board computers.

For information on IBM standard features, please refer to the following books available at your local book stores:

- *IBM AT Technical Reference Manual*
- *DOS Technical Reference*
- *Peter Norton's Programming The IBM PC*

This is by no means an exhaustive list. Many titles exist on these subjects and just as many titles deal with specialized applications such as extended memory transfers, disk drives, ems, and so on.

If you require information not covered in this manual or in our Application Notes releases, contact our Technical Support/Services Department at (514) 437-5682.

TABLE OF CONTENTS

APPENDICES

LIST OF TABLES

LIST OF DIAGRAMS

INTRODUCTION SECTION 1

The TEK-AT3L is a high-performance PC/AT type computer on a 13.3"x4.7" format. It integrates all the basic functions available on an IBM AT such as a hard disk interface and floppy disk controller.

Best of all, the TEK-AT3L is designed to operate in environments where a sturdy and compact system is essential. So elements like a watchdog timer, solid state disks, and a power failure detector were added to make the TEK-AT3L perform even in the most extreme industrial applications.

Built using CMOS technology, the TEK-AT3L consumes very little power - typically less than 7.5 watts. And the TEK-AT3L is versatile, too. It can be installed in a PC passive backplane or, because of its small size, it can be used as a stand-alone controller by utilizing the four standard mounting holes and the built-in power connector.

To top it off, an AT extension header accommodates TEKNOR's TEK-PG VGA LCD/EL series of display controllers or other optional expansion cards.

Here are more exciting features found on the TEK-AT3L single board computer:

- PC/AT bus or stand alone operation
- 80386DX @ 33Mhz
- 16K of Cache memory
- DRAM configurable as follows: 1, 2, 4, 5, 8 16, 17, 20, or 32Mbytes
- Up to 2Mbytes of user EPROM/Flash EPROM
- Up to 2Mbytes of user RAM with battery backup
- Supports Shadow RAM BIOS for fast execution
- Boot from Flash EPROM disk
- 380387DX math
- Real time clock with
- AT keyboard and
- One parallel printer
- Two serial S232 or RS485
- Watchdog Timer
- Power Failure
- Onboard floppy floppies
- Onboard IDE hard
- CMOS technology
- Two year Quality

UNPACKING

If the TEK-AT3L appears to be damaged, please notify Teknor immediately. Save the box and packing material in case you need to ship the card back in the future.

The TEK-AT3L package is comprised of the card itself, a keyboard cable, a 3.5" floppy disk containing the utilities, this hardware reference manual, and a software utility manual. The TEK-AT3L is preconfigured at the factory to operate as a standard IBM AT processor card.

BASIC MODES OF OPERATION

The TEK-AT3L single board computer is an exceptionally versatile board that will function either on a passive backplane or as a stand-alone controller. In fact, it is a real performer in true industrial applications functioning without disks, keyboard and monitor.

Following is a brief description of the operating modes available on the TEK-AT3L.

Passive Backplane
The TEK-AT3L can be used in a PC/AT Passive Backplane in conjunction with any PC/AT and XT compatible cards. Power is drawn directly from the PC Bus. Video cards may be used but are not a prerequisite for operation.

☞ **To avoid damage, make certain the power is off before inserting or retrieving a card from the passive backplane.**

User Interface
The TEK-AT3L operates with any PC Bus compatible display card. Or, if stand-alone mode is desired, a TEK-PG piggyback VGA card may be used.

A VT100 terminal (or a PC emulating VT100) may be used as an inexpensive alternative to a display and keyboard. Refer to Section 5, *Using VT1OO Mode* for more details on this procedure.

Stand-Alone Operation
An alternate power connector is available for supplying the necessary voltages to the TEK-AT3L board. This is useful in situations where a Passive Backplane system is not appropriate.

In fact, by utilizing a TEK-PG graphics card, you can assemble a complete computer in a 7x13.4x1.5" area - without ever using a passive backplane system at all.

And when your application calls for it, the TEK-AT3L is fully operational without any user interfaces at all - running without disks, keyboard, and video.

Diskless Operation

The TEK-AT3L can operate without mechanical drives in any basic mode of operation. A Flash disk can be configured as a bootable disk and temporary data may be securely stored on SRAM disks.

In essence, the TEK-AT3L is an ideal industrial controller withstanding shock, vibration, and temperature variations - all major concerns in industrial environments.

CONFIGURATION SECTION 2

JUMPERS

The TEK-AT3L is designed to allow for minimal hardware configuration. The following is a list of the basic configuration jumpers available on the TEK-AT3L.

Jumper	State[1]	Function
Power Monitoring		
W1	*Open**	*Disable*
	Closed	*Enable*
Watchdog Timer		
W2	*Open**	*Disable*
	Closed	*Enable*
RAM Battery Backup		
W3	*Open**	*NC*
	Closed	*Vbatt*
COM2 DSR/DTR Loopback		
W4	*Open**	*Normal (no loopback)*
	Closed	*Loopback Operation*
Graphics		
W10	*Open**	*Mono, EGA, VGA*

[1] * as shipped

	Closed	*Color CGA Only*

Flash EPROM

W11	*Open*	*No Flash*
	*Closed**	*Flash Installed*

IDE, FD, P/S Controller[2] (87310)

W12	*Open**	*87310 Enabled*
	Closed	*87310 Disabled[3]*

Math Coprocessor

W13(2-3)	*Installed*
W13(1-2)	*Not Installed*

Hard Disk Interface

W14	*Open**	*IDE Enabled*
W14	*Closed*	*IDE Disabled*

RAM Disk Memory Type

W15(1-2)	*32Kx8, 128Kx8 SRAM*
W15(2-3)	*256Kx8, 512Kx8 SRAM*

COM2 RTS/CTS Loopback

W16(1-2)	*Open**	*Normal (no loopback)*
	Closed	*Loopback Operation*

[2] *Where FD* refers to floppy disk and *P/S* refers to parallel/serial ports.

[3] *If W12* is *Closed*, it is controlled by I/O port [201:6]: if this value is 0, then 87310 is *Disabled*; if value is 1, then 87310 is *Enabled*.

COM2 RS232/422/485 Operation

RS232

W5(2-3)	*Closed*
W6(1-2)	*Open*
W7(1-2)	*Closed*
W8(1-2)	*Closed*
W16(2-3)	*Closed*

RS422/485

W5(1-2)	*Closed*
W6(1-2)	*Closed*
W7(2-3)	*Closed*
W8(1-2)	*Open*
W16(3-4)	*Closed*

Boot From Flash EPROM

SW1(1-2)	*Open**	*Boot From Flash*
	Closed	*Boot From HD, FD*

COM1/COM2 Select for VT100 or Remote Download

SW1(3-4)	*Open*	*Use COM1**
	Closed	*Use COM2*

Console is VT100
SW1(5-6) Open Standard Display Mode Closed VT100 Mode*

Remote Download
SW1(7-8) Open Normal*
Closed Remote Download

Note: Jumper W9 is not used, leave open.

Please refer to *Table 2-1* and *Diagram 2-1* for exact jumper locations.

TABLE 2-1 CONFIGURATION JUMPERS

JUMPER	FUNCTION	JUMPER	FUNCTION
W1	Power Monitoring	W2	Watchdog Timer
W3	SRAM Battery Backup	W4	COM2 DSR/DTR Loopback
W9	Not Used	W10	Color/Monochrome Selection
W11	Flash EPROM	W12	IDE, FD, P/S Controller
W13	Math Coprocessor	W14	Hard Disk Interface
W15	SRAM Memory Type	W16	COM2 RTS/CTS Loopback
SW1(1-2)	Boot from Flash	SW1(3-4)	COM1/COM2 Select
SW1(5-6)	Console is VT100	SW1(7-8)	Remote Download

DIAGRAM 2-1 JUMPER LOCATIONS

BIOS SETUP

The TEK-AT3L is fully software configurable. The setup program allows for minimal hardware configuration.

SETUP UTILITY

The SETUP program is located within the BIOS and can be activated at boot time by following the instructions that appear on screen. In *VT100 Mode*, press <CTRL-R> at the configuration prompt during the power up sequence. Once the SETUP screen is displayed you can modify the date, time, or other setup information contained in the clock CMOS RAM. The system will reboot upon exiting from SETUP.

To modify an entry, simply follow the instructions that appear at the bootom of the SETUP screen. Use the arrow keys to select the item you want to change. When the item is selected, press <+> or <-> keys to change an entry.

Press <F10> to save the current configuration (press "Q" in *VT100 Mode*) and to exit. The configuration, with the exception of the time and date, is not saved until <F10> is pressed. Press <ESC> to exit without saving the setup.

USER'S SETUP CONFIGURATION INFORMATION

The SETUP program can set the following:

- *Time of day and Date*
- *Floppy disk configuration*
- *Fixed disk configuration*
- *System memory size*
- *Extended memory size*
- *EMS memory size*
- *Video type*
- *Execute BIOS from RAM or ROM Shadow*
- *Wait state selection*
- *Initial CPU speed*

MEMORY MAPPING

The TEK-AT3L supports from 1 to 32 Megabytes of DRAM with parity check for system memory. You also have room for up to 4 Mbytes of solid state disks (SSDs): U50-57 allows you to install up to 2 megabytes of EPROMs or FLASH EPROMs, while sockets U19, U33, U38, and U47 are reserved for up to 2 megabytes of battery-backed SRAM disk.

EXPANDED AND EXTENDED MEMORY

Memory on the TEK-AT3L consists of two areas: memory below 1 Mbyte (0-640K) referred to as the standard or base memory, and memory located above 1 Mbyte which is either *Expanded* or *Extended* memory (memory located between 640K and 1 Mbyte is reserved for *Shadowing*. This is described later in this section).

Expanded and *Extended* memory refer to the mapping scheme that is used to access memory above 1 Mbyte in real mode. Since DOS requires real mode to operate, different techniques are available. The TEK-AT3L offers the following options:

Expanded Memory

In *Expanded* memory mode, hardware is used to remap a defined area of memory. This mode is driven by standard software commonly referred to as the *LIM Standard* or *EMS*. A hardware-specific device driver (supplied with your single board computer) is loaded in the CONFIG.SYS file to setup the software in order for it to access memory above 1 Mbyte.

Extended Memory

In *Extended* memory mode, the CPU's own protected mode is used to access the memory above 1 Mbyte. This mode requires that the software jump into protected mode, perform the transfer and return back to real mode. This is available through the BIOS using INT 15h function 87h.

TEK-AT3L Memory Mode

On the TEK-AT3L, memory above 1 Mbyte can be defined either as *EMS* or *Extended*. If *EMS* is used, the *EMS* hardware must be enabled[4] and the *EMS* driver loaded[5].

Shadow RAM

---

4 EMS is enabled by entering SETUP at boot up.

5 Type the following command (or its equivalents) in the CONFIG.SYS file: DEVICE=EMM386.EXE

As previously mentioned, memory between 640K and 1 Mbyte is used for *Shadow RAM* or *Shadowing*. This is simply the process of copying EPROM based code, such as the BIOS and BIOS extensions, into DRAM (which is located in the same physical memory map). *Shadowing* allows your code to run faster.

☞ **If Shadow RAM is enabled, the RAM memory used for shadowing is no longer available as EMS or Extended memory.**

Configuring The TEK-AT3L

Configuring your TEK-AT3L is purely a matter of the application at hand. As an example, a 2 Mbyte system can be defined as 640K base + 384K shadow + 1 Mbyte extended memory, or, 640K base + 384K shadow + 512K extended + 512K EMS and so on. The user is free to adapt the configuration to his particular needs.

TABLE 3-1 TEK-AT3L MEMORY MAPPING

EFFFFF EC0000	U57 Flash EPROMS
EBFFFF E80000	U56 Flash EPROMS
E7FFFF E40000	U55 Flash EPROMS
E3FFFF E00000	U54 Flash EPROMS
DFFFFF DC0000	U53 Flash EPROMS
DBFFFF D80000	U52 Flash EPROMS
D7FFFF D40000	U51 Flash EPROMS
D3FFFF D00000	U50 Flash EPROMS
CFFFFF C80000	U47 RAM Backup
C7FFFF C00000	U38 RAM Backup
BFFFFF B80000	U33 RAM Backup
B7FFFF B00000	U49 RAM Backup
100000	1-32 Mbytes User RAM

0FFFFF 0F0000	64K BIOS
0EFFFF 0EC000	BIOS Extension
0EBFFF 0C0000	112K User EPROM
0BFFFF 0A0000	128K Video RAM
09FFFF 000000	640K User RAM

CACHE MEMORY

Cache or cacheing is used to accelerate memory accesses by providing a faster local storage memory. This is accomplished by holding copies of data frequently requested from main memory in much faster SRAM. Which in turn enables the processor to run at its full potential.

The TEK-AT3 comes with 16Kbytes of four-way high performance Intel® 386 "Smart Cache". A four-way cacheing scheme means more data paths are available for frequently accessed code, thereby reducing the average number of wait states seen by the CPU to nearly 0.

Cacheing is a cost effective way of maximizing system performance since it utilizes onboard memory for operation. And because it is transparent to the user, you don't have to spend time configuring your system for optimum performance.

The TEK-AT3L uses Intel's Smart Cache 82395DX and is located at socket U43.

I/O MAP

The following table outlines the I/O ports used by the TEK-AT3L.

TABLE 3-2 ONBOARD DECODED I/O MAP

ADDRESS	FUNCTION
000-00F	DMA controller 1
020-03F	Interrupt controller 1
040-05F	Timer
060-06F	Keyboard (8742)
070-07F	Real-time clock, NMI mask
080-09F	DMA page register
0A0-0BF	Interrupt controller 2
0C0-0DF	DMA controller 2
0F0-0FF	Math coprocessor
1F0-1F7	Hard disk
2X8-2XA	EMS register, X=0 or 1
201	Watchdog timer, PDO, user
378-37A	LPT1
278-27A	LPT2
2F8-2FF	COM2
3F2-3F7	Floppy disk
3F8-3FF	COM1

DMA CONTROLLER (8237)

The TEK-AT3L supports seven direct memory access (DMA) channels. Two DMA controllers, functionally equivalent to the 8237, are used with four channels on each chip. Channel 0 is reserved for the DRAM refresh. Channel 4 is used to cascade channels 0 through 7 to the microprocessor, and Channel 2 is reserved for the floppy controller.

TABLE 4-1 8237 CONTROLLER TABLE

DMA 0	Refresh
DMA 1	Available
DMA 2	Floppy controller
DMA 3	Available
DMA 4	Cascade controller # 1
DMA 5	Available
DMA 6	Available
DMA 7	Available

INTERRUPT CONTROLLER (8259)

Two 8259 interrupt controllers handle the interrupts on the TEK-AT3L. Six interrupt lines are directly linked to the keyboard controller timer, the real-time clock, both serial ports and the parallel port.

TABLE 4-2 8259 CONTROLLER TABLE

CONTROLLER # 1		CONTROLLER # 2	
IRQ 0	Timer 0	IRQ 8	Real-time clock*
IRQ 1	Keyboard	IRQ 9	Available
IRQ 2	Cascade controller # 2	IRQ 10	Available
IRQ 3	COM 2*	IRQ 11	Available
IRQ 4	COM 1*	IRQ 12	Available
IRQ 5	Available	IRQ 13	Available
IRQ 6	Floppy controller	IRQ 14	Fixed disk*
IRQ 7	LPT 1*	IRQ 15	Available

* All functions marked with an asterisk (*) can be disabled.

TABLE 4-3 INTERRUPT REGISTER ADDRESSES

Address	**Register**
020	Operation control word 1
021	Operation control word 2/ control word 3

TIMER (8254)

The 8254 timer features three independent 16-bit timer/counters. Channel 0 is tied to interrupt 0, channel 1 is used to generate refresh with DMA Channel 0, and channel 2 is used for the speaker port.

KEYBOARD CONTROLLER

The keyboard controller on the TEK-AT3L is a single-chip microcomputer (Intel 8042) that is

programmed to support the keyboard serial interface.

The keyboard controller receives serial data from the keyboard, checks data parity, translates scan codes, and presents the data to the system as a byte of data in its output buffer. The controller can interrupt the system when data is placed in its output buffer, or wait for the system to poll its status register to determine when data is available.

TABLE 4-4 KEYBOARD CONTROLLER

ADDRESS	REGISTER
060 read 060 write	keyboard output buffer register data write
064 read 064 write	Status register Command write

KEYBOARD , SPEAKER, RESET and KEYLOCK INTERFACE

Connector J3 on the TEK-AT3L provides all the necessary signals for connecting the keyboard, speaker, reset, and keylock interface devices. The following diagram shows the signal connections at J3 (referred to as the Keyboard Header):

TABLE 4-5 J3 KEYBOARD HEADER

PIN NUMBER						PIN NUMBER
SIGNAL FLOW						SIGNAL FLOW
SIGNAL						SIGNAL
KBDCLK	O	1		2	-	GND
KBDDATA	O	3		4	-	GND
VCC	-	5		6	-	VCC
SPKR	O	7		8	-	VCC
KBDINH	I	9		10	-	GND
AUTO*	I	11		12	-	GND
PBRES*	I	13		14	-	GND
ACT*†	O	15		16	-	VCC

† ACT: See Hard Disk LED below

The following functions are available on the keyboard header, J3:

i. Speaker: An 8 ohm speaker can be directly connected to J3-7 and J3-8. All necessary drivers are on the TEK-AT3L.

ii. Keyboard Disable: The keyboard can be disabled or locked up by shorting J3-9 and J3-10.

iii. Hard Disk LED: The onboard IDE interface activates an external LED. The LED must be connected *anode* on J3-16 and *cathode* on J3-15. No external current limiting resistor is required since one is already present on the TEK-AT3L.

iv. Reset: The TEK-AT3L can be reset by shorting J3-13 and J3-14.

v. Auto: This signal, J3-11, when shorted with J3-12, puts the TEK-AT into *Download Mode* at boot up. *Auto* has the same effect and is in parallel with SW1 7-8.

MATH COPROCESSOR

The TEK-AT3L has built-in support for a math coprocessor. A pin grid socket, located at position U41 can accept any of the following devices:

Intel 387DX (33Mhz version)
Cyrix CX-83D87-33 GP
Sdc 83C87-33

The coprocessor derives its clock from the same signal as the CPU. The clock input to both the CPU and coprocessor is 66Mhz and both divide the clock by two for a final clock speed of 33Mhz.

SUPERVISOR UTILITIES

Special Note on Register 201 (hex)

IBM PCs use address 201 (hex) as the game port. Teknor computers utilize this address space in a manner which gives industrial PC users the greatest amount of I/O addressing space possible. This ultimately renders the game port unusable.

Hence, some problems may occur with various test software packages that intentionally write to the game port and leave it with unknown values.

The following diagram illustrates how Teknor computers utilize I/O Register 201 (hex):

TABLE 4-6 REGISTER 201 (hex)

Bit	Function
0	Enable Watchdog (1=enable, R/W bit)
1	Watchdog activate (1-0-1 to toggle, R/W bit)
2	Flash VPP enable (1=VPP 12v, 0=VPP 5v, R/W bit)
3	Enable direction control RS-485 (1=enable RS-485 only, write only)/(Read=PDO* Status)
4	Make printer 8 data bits read only[6] (1=input, 0=output, write only)
5	Select alternate SW1/SW2 (TEK-AT3L, TEK-AT3L, TEK-AT3L) (1=select SW2, read only)
6	Not used
7	Not used

[6] This feature is available on all TEK-AT computers except TEK-AT1 revision 3 and earlier.

☞ **Not all bits are R/W. Therefore, be certain to keep a mirror image of register 201(hex) when programming it.**

☞ **All bits are 0 after a hardware RESET or power up condition.**

Watchdog Timer

The *Watchdog Timer* is extremely useful in embedded systems where human supervision is not required. Following a reset, the *Watchdog* is always disabled. The *Watchdog* is enabled once you write "1" in bit "0" at address 201(hex) the first time. When enabled, the microprocessor must refresh the *Watchdog*. This is done by writing alternatively "0" and "1" to bit 1 at address 201(hex), once every 1.6 seconds to verify proper software execution.

If a hardware or software failure occurs such that the *Watchdog* is not refreshed, a reset pulse is generated by the *Watchdog* to restart the processor.

☞ **The user program must provide the first access to address 201(hex), and must also include the refresh routine. In addition, be certain to keep a mirror image of register 201(hex) when programming it. This is necessary since register 201(hex) is a write-only user register and, as a result, is not used**

by the BIOS.

TABLE 4-7 WATCHDOG TIMER REGISTER

ADDRESS		REGISTER
201 bit 0	read/write	Watchdog enable
201 bit 1	read/write	Watchdog refresh

Jumper W2 must be installed to permit activation of the *Watchdog*. If jumper W2 is removed, the *Watchdog* is disabled.

Power Failure Detector

The power failure detector, which generates a non-maskable interrupt (NMI) when a failure occurs, provides a 1.25V threshold for DC power fail warning, low battery detection, or when monitoring a power supply other than +5VDC.

The *Power Detection Output* (PDO) of the power failure detection circuit is connected to IOCHECK (NMI). Jumper W1 allows the user to disable this feature. However, the PDO status is still available by reading I/O address 201 bit 3.

TABLE 4-8 POWER MONITORING

JUMPER		FUNCTION
W1	Open	Power monitor disable
W1	Closed	Power monitor enable

The detection circuit generates a non-maskable interrupt when a power failure occurs. The status of the PDO is available at I/O address 201 bit D3. For example, if it reads 0, the circuit has detected a low power warning from the power detect pin on J5-6.

Pin 6 on connector J5 is used for the power detection input. This input can only accept DC voltage. The line is monitored via two user-defined external resistors, R22 and R25, which are connected to the power failure input (Note: R22 is a surface mount resistor and R25 is fixed to 1K).

The user should position the resistors according to the monitoring level desired. If the voltage level supplied to this line drops below 1.3V typical, a *Power Fail* status is detected and directed to the NMI line.

Example:
Assume the TEK-AT3L is powered by a 9V DC battery and it is required that the battery be monitored for a low battery warning at 7.5V DC. In this case, R22=4700Ù and R25=1000Ù.

So, if the battery voltage goes below 7.5V, it will generate a non-maskable interrupt (NMI) and the status can be read at address 201 bit D3. If bit D3 is 0, a low battery is indicated.

Bear in mind that R22 and R25 should be tailored to fit your specific application. The values for these two resistors can be identified by using the following formula:

$$\frac{R25}{(R22+R25)} * 7.5V \leq 1.3V$$

where: $$R22 = \frac{1000Vmon - 1300}{(1.3)}$$

Please contact our technical support department if more details are needed.

☞ **All TEK-AT boards are equipped with an onboard detection circuit which is activated when +5V drops below 4.75V. When this occurs, the system is reset disabling access to SRAM, DRAM, and so on.**

REAL-TIME CLOCK

The RTC is compatible with the popular MC146818. It combines a complete time-of-day clock with a one-hundred year calendar, an alarm, a programmable periodic interrupt, and 114 bytes of low-power static RAM.

A battery backup facility is provided for the RTC. The internal clock circuitry uses 14 bytes of this RAM, and the rest is reserved for configuration information.

PARALLEL PORT (LPT1)

The parallel port is 100% PC/AT compatible. It provides the necessary control signals for use as a Centronics-compatible parallel interface. The connection is done through a DB-25 connector, J7, located at the edge of the board.

TABLE 4-9 LPT1 (J7)

PIN NUMBER						PIN NUMBER
SIGNAL FLOW					SIGNAL FLOW	
SIGNAL						SIGNAL
STB*	O	1		2	I/O	P0
P1	I/O	3		4	I/O	P2
P3	I/O	5		6	I/O	P4
P5	I/O	7		8	I/O	P6
P7	I/O	9		10	I	ACK*
BUSY	I	11		12	I	PE
SLCT	I	13		14	O	AFD*
ERR*	I	15		16	O	INIT*
SLIN*	O	17		18	-	GND
GND	-	19		20	-	GND
GND	-	21		22	-	GND
GND	-	23		24	-	GND
GND	-	25				

Changing Direction on LPT1

The 8 bit data is set to *output* by default. It can be changed to 8 bit *input* simply by writing 10h to address 201h (set bit 4).

☞ **Port 201h is also used to control the *Watchdog Timer*. Therefore, it is highly recommended**

you keep a mirror image of port 201h in memory.

SERIAL COMMUNICATION PORTS

The TEK-AT3L features two UARTs which are functionally equivalent to the NS16450. They are both configured as DTE. The COM1 (J6) port is buffered directly on the board for RS232 operation. The COM2 port may be buffered for either RS232 or for RS485. To configure COM2 for RS485, please refer to *Section 2, Configuration Jumpers*.

COM1 (J6) Hardware Configuration

The COM1 port is configured as RS232, and is 100% compatible with the IBM-AT serial port.

TABLE 4-10 COM1 (J6)

PIN NUMBER / SIGNAL FLOW / SIGNAL				PIN NUMBER / SIGNAL FLOW / SIGNAL		
DCD	I	1		2	I	RX
TX	O	3		4	O	DTR
GND	-	5		6	I	DSR
RTS	O	7		8	I	CTS
RI	I	9				

COM2 (J4) Hardware Configuration

COM2 (J4) as RS232
The COM2 port is configured as RS232, and is 100% compatible with the IBM-AT serial port.

TABLE 4-10 COM2 (J4) RS232

PIN NUMBER / SIGNAL FLOW / SIGNAL				PIN NUMBER / SIGNAL FLOW / SIGNAL		
DCD	I	1		2	I	DSR
RX	I	3		4	O	RTS
TX	O	5		6	I	CTS
DTR	O	7		8	I	RI
GND		9				

☞ **The pin out for J6 and J4, shown above, may appear to be different. However, since J4 (COM2) is a 10 pin flat ribbon connector, the flat ribbon cable will produce an identical pin out as J6 (COM1) when crimped to a DB9 connector provided pin 1 is kept aligned.**

COM2 (J4) as RS485
If the TEK-AT3L is configured for RS485 operation. It can support either full-duplex or party line communication.

Full Duplex Operation
Upon power-up or reset, the RS485 interface circuits are automatically configured for full duplex operation. J4(3,4) act as the receiver lines and J4(5,6) as the transmitter lines.

Party Line Operation
In order to enable party line operation, the user must first write "1" to bit 3 at I/O address 201. This allows the transceiver (J4 3,4) to be controlled by the RTS signal. Upon power-up or reset, the transceiver is by default in "receiver mode" in order to prevent unwanted perturbation on the line.

In party line operation, termination resistors R9 and R18 must be installed only on the boards at both ends of the network.

TABLE 4-12 COM2 (J4) RS485

PIN NUMBER						PIN NUMBER
SIGNAL FLOW						SIGNAL FLOW
SIGNAL						SIGNAL
RESERVED	-	1		2	I	NC
RXD(-)	I/O	3		4	I/O	RXD(+)
TXD(-)	O	5		6	I	TXD(+)
NC	O	7		8	I	NC
GND	-	9				

FLOPPY DISK CONTROLLER

The floppy disk controller on the TEK-AT3L is IBM PC and AT compatible (single and double density). It handles 3.5 inch and 5.25 inch low and high density drives. Up to two drives can be supported in any combination.

Mechanical Floppy Disk Installation

The installation of floppy drives on the TEK-AT3L is done via a standard IBM 34-pin flat ribbon cable that connects to J2. The pin-out is described below:

TABLE 4-12
FLOPPY DISK CONNECTOR PIN OUT (J2)

Pin Number	Signal Flow	Signal
2	*O*	*RPM/LC*
4	*-*	*N.C.*
6	*-*	*N.C.*
8	*I*	*INDEX**
10	*O*	*MOTRENA**
12	*O*	*DRIVESB**
14	*O*	*DRIVESA**
16	*O*	*MOTRENB**
18	*O*	*DIRC**
20	*O*	*STEP**
22	*O*	*WRITE DATA**
24	*O*	*WRITE ENABLE**
26	*I*	*TRACK0**
28	*I*	*WRITE PROTECT**
30	*I*	*READ DATA**
32	*O*	*HEAD SELECT**
34	*I*	*DCHG*
1-33 (ODD)	*-*	*GND*

DIAGRAM 4-1 FLOPPY DISK CABLE



HARD DISK CONTROLLER

The TEK-AT3L supports AT Integrated Disk Drives. The AT embedded drive architecture incorporates drive electronics and controller circuitry on a single printed circuit board which is mounted directly to the disk drive chassis. The integration of drive and controller functions increases reliability and performance by eliminating redundant circuitry. Thus, providing increased performance at reduced cost.

Hard Disk Installation

To connect an IDE hard disk to the TEK-AT3L, a 40-pin dual row header signal connector is required. This connector handles all command, data, and status I/O lines. The 40-pin male header connector located at J1 on the TEK-AT3L connects directly with the cable. A maximum cable length of 18 inches is recommended.

The drive itself can be mounted in any horizontal or vertical plane. The hard drive must be indicated in the CMOS setup. The number of cylinders, heads, sectors per track, landing zone, and write precompensation must all be specified. This is done through selecting a

standard drive type listed in the setup screen or by using a user defined drive type (type 48), whereby the user can enter the required parameters.

Your drive manufacturer can supply this information.

☞ **The onboard hard disk interface can be disabled on the TEK-AT3L by installing jumper W3.**

TABLE 4-14 HARD DISK CONNECTOR PIN OUT (J1)

Pin Number	Signal Flow	Signal
3	I/O	SD7
4	I/O	SD8
5	I/O	SD6
6	I/O	SD9
7	I/O	SD5
8	I/O	SD10
9	I/O	SD4
10	I/O	SD11
11	I/O	SD3
12	I/O	SD12
13	I/O	SD2
14	I/O	SD13
15	I/O	SD1
16	I/O	SD14
17	I/O	SD0
18	I/O	SD15
1	I	RST*
23	I	IOW*
25	I	IOR*
33	I	SA1
35	I	SA0
36	I	SA2
37	I	CS0*
38	I	CS1*
31	O	IRQ14
32	O	I/OCS16*
39	O	ACTIVE*
20	-	KEY (NOT CONNECTED)
21	-	RESERVED (NOT CONNECTED)
34	-	PDIAG
2,19,22,24 26,30,40	-	GND

SOLID STATE DISKS

The TEK-AT3L has 12, 32-pin sockets that can be used for solid state (semiconductor) disks. Solid state disks (SSDs) have no moving parts and are far less susceptible to dirt, moisture, vibration and temperature variations than mechanical floppy disks. Two types of SSDs are available on the TEK-AT3L, Flash EPROM

and Static-RAM (SRAM).

Flash EPROM Disk

The non-volatile characteristics of Flash memory eliminate the risk of losing valuable data updates (a concern with battery-backed SRAM). As a result, Flash memory offers major advantages in applications like automated factories, remote systems, portable equipment and similar environments. Plus, Flash memory is obtainable at a much lower cost than EEPROM or battery-backed SRAM. The TEK-AT3L is configurable from 128KBytes to 2MBytes of Flash EPROM in a PLCC package.

Flash disks "look" identical to floppy disks. Therefore, all the functions that can be performed on floppy disks are available on the Flash disks: e.g. booting, reading, copying, and so on.

The only difference between the two drive types is that Flash disks are read only. Hence, whenever an attempt is made to write to the Flash disk, a write-protect error is generated. Writing to Flash disks is explained below and in detail in Teknor's *XFLASH User's Manual*.

☞ **In order for the TEK-AT3L to recognize the Flash disk, Jumper W11 must be installed.**

Writing To Flash Disks

To create a Flash disk (i.e. writing information to it), use the XFLASH utility found on the utilities diskette which came with this board.

The XFLASH software utility allows you to choose files from floppy and hard disks and write them to the Flash disks.

Information can be transferred to the Flash disk by directly running XFLASH on the TEK-AT3L computer, or remotely - by using a serial link. The second option is referred to as *Download Mode* and is enabled by installing jumper SW1(7-8).

In addition, the Flash disk can be made to boot simply by installing SW1(1-2). This function causes the Flash disk to replace floppy disk 0 from the "A" position - leaving the mechanical floppy unused. Floppy 0 must then be physically moved to the floppy 1 position where it becomes the "B" drive. Please refer to the *Physical Devices Table* for more information.

SRAM Disk

The TEK-AT3L comes with four SRAM sockets which are automatically configured as a read/write battery-backed SRAM disk.

The SRAM disk also "looks" just like a floppy disk since you can read and write directly to it using regular DOS commands. The only limitation is that the SRAM disk is not bootable. Therefore, the boot process must take place in either the Flash disk, floppy 0 or hard disks.

The TEK-AT3L supports 32Kx8, 128Kx8, 256Kx8 and 512Kx8 devices. The SRAM disk can be configured from 32KBytes to 2Mbytes. The SRAM devices cannot be mixed, but the SRAM disk may be made up of a single device if so desired. SRAM banks 0, 1, 2, and 3 are located at sockets U19, U33, U38 and U47 respectively.

☞ **If a single SRAM device is used it must be installed in bank 0 (U19). Please refer to Diagram 2-1 for exact location.**

Once installed, the device types must be configured on the board as indicated in the following table:

TABLE 4-15 STATIC-RAM DISK

JUMPER	FUNCTION
W15(1-2)	32kx8 and 128kx8 devices
W15(2-3)	256kx8 and 512kx8 devices

If SRAM disk operation is not desired, but battery-backed SRAM memory is needed, simply install a device on the top socket, U27 (i.e. the one farthest from the bus connector). The BIOS will then ignore this device leaving its contents intact.

☞ **SRAM power consumption is usually less than 5µA in 3V backup mode. So files transferred to battery-backed SRAM disks typically stay resident for two years. Actual life, however, is dependent on the actual consumption of the SRAM devices installed.**

Battery Backup Circuit

A 350maH lithium battery is installed on the TEK-AT3L. If the TEK-AT3L is strapped to be powered by the battery back-up, the RAMs will retain their information after a power down.

TABLE 4-16 BATTERY BACKUP CIRCUIT

JUMPER		FUNCTION
W3	open	NC
W3	closed	Vbatt

☞ **Removing jumper W3 will cause the set-up and real-time clock information to be lost.**

The TEK-AT3L comes with a 350 maH TL5186 TADIRAN battery with a shelf life of approximately 10 years (under "no-load" conditions).

TEK-AT3L draws approximately 14µA typical. This means the battery will last 2 years if no power is applied to the board. Remember, when the 5V is supplied, the battery is electronically disconnected. Virtually as if it were on the shelf.

The actual life of the battery depends on the amount of time DC power is not applied and on environmental (temperature) conditions. The TADIRAN TL5186 has an operating range of -55^0 to 75^0C and discharge characteristics vary with temperature.

The TADIRAN TL5186 is U.L. recognized. Its U.L. component recognition is MH12193.

☞ **The actual voltage supplied by the battery is 3.6 volts. This can be verified at pins 16-32 on the SRAM sockets using a standard voltmeter.**

POWER CONNECTOR (J5)

This connector can be utilized to supply the TEK-AT3L when you are not using a passive backplane. The pin-outs are shown below:

TABLE 4-18 POWER CONNECTOR (J5)

PIN NUMBER SIGNAL FLOW SIGNAL				PIN NUMBER SIGNAL FLOW SIGNAL		
VCC		1		2		GND
GND		3		4		+12V
-12V		5		6		PD

OPERATION
SECTION 5

CONFIGURATION JUMPERS (SW1)

The TEK-AT3L has an onboard BIOS extension which controls certain functions of the BIOS related to industrial applications. The extended BIOS reads the status of the jumpers (SW1) and acts accordingly.

Upon system start-up, the BIOS automatically determines how much ROM/RAM disk memory is available to the system, and what equipment is connected to the system. Jumpers SW1 will be set by the user as needed. The following lists the available modes:

TABLE 5-1 SW1 JUMPER SETTINGS

JUMPER	FUNCTION
SW1(1-2)	Boot From Flash Devices
SW1(3-4)	Reserved
SW1(5-6)	Boot From VT100 Terminal
SW1(7-8)	Activate Serial Download Mode

LOGICAL DISK CONFIGURATION

The TEK-AT3L can detect two semiconductor drives - A Flash EPROM disk drive and a battery-backed SRAM disk drive.

These drives are installed as follows:

If SW1(1-2) is installed (i.e. booting MS-DOS from Flash EPROMs), then Drive A: is the Flash Disk (assuming jumper W6 is installed). Drive B: is Floppy 1 (if installed) or the next available drive according to the following list of priorities:

1- Floppy 1
2- Flash Disk if not already installed as A:
3- RAM Disk (if installed)
4- Hard Disk (if installed)

Subsequent logical drives are installed following the above priority list.

If SW1(1-2) is <u>not</u> installed (i.e. booting operating system from F/H drives), then Drive A: is Floppy 0. Drive B:, and subsequent drives, follow the priority list above.

Please refer to the *Physical Devices Table* for complete information.

☞ **The RAM disk is automatically detected and installed upon booting. The beginning of the disk is checked and reformatted if it is found to be corrupt or if data is unrecognizable.**

TABLE 5-2 PHYSICAL DEVICES TABLE

PHYSICAL DEVICES INSTALLED & DRIVE ASSIGNMENTS						
CONFIGURATION AND PHYSICAL DEVICES INSTALLED DRIVE NAME:	JUMPER OR NO JUMPER FLOPPY 0 FLOPPY 1 NO FLASH DISK	NO JUMPER FLOPPY 0 FLOPPY 1 FLASH DISK	JUMPER FLOPPY 0 OR NO FLOPPY 0 FLOPPY 1 FLASH DISK	NO JUMPER FLOPPY 0 FLASH DISK	JUMPER FLOPPY 1 FLASH DISK	JUMPER FLASH DISK
A:	FLOPPY 0	FLOPPY 0	FLASH	FLOPPY 0	FLASH	FLASH
B:	FLOPPY 1	FLOPPY 1	FLOPPY 1	FLASH	FLOPPY 1	AVAILABLE
C:	AVAILABLE	FLASH	AVAILABLE	AVAILABLE	AVAILABLE	AVAILABLE
D:	AVAILABLE	AVAILABLE	AVAILABLE	AVAILABLE	AVAILABLE	AVAILABLE

NOTES: The indication "FLASH DISK" assumes at least one Flash device is installed at U26 with a valid DOS content. "Floppy 0" specifies the physical drive connected to the twisted end of the flat cable. "Floppy 1" specifies the physical drive connected to the untwisted end of the flat cable. "Jumper" specifies configuration Jumper SW1(1-2). All other drives are installed following the above assignments in this manner: RAM Disk, and then Hard Disk. Therefore, with a full configuration, RAM Disk is "D" and the Hard Disk is "E".

VT100 OPERATION (SW1(5-6))
The TEK-AT3L utilizes a feature known as *VT1OO MODE*. This mode enables your single board computer to run without a local keyboard or screen. That is, operation can be controlled via a remote terminal or a computer with a terminal emulation program.

Requirements
To use *VT100 Mode*, the TEK-AT board must be supplied with +/-12 volts. This is the voltage required by the RS232 drivers.

The terminal you are using should emulate a VT1OO or ANSI terminal. Although this is not an absolute requirement, strange characters may appear on screen if it does not. This occurs because the VT1OO recognizes these control characters, and causes them to perform a specific function. For example, screen erase, cursor position, and so on.

Hardware Setup And Configuration
Follow these steps to setup for *VT1OO Mode*:

- Install jumper SW1(5-6) to enable *VT1OO Mode* {note: *VT1OO Mode* runs on COM1 (3F8H)}.

- Setup the communications cable as shown in

Diagram 5-1 {Note: If you do not require a full cable for your terminal, you can setup a partial cable using only the TXD and RXD lines. The control lines can be ignored by looping them back as shown in *Diagram 5-2*}.

- Boot up your terminal and set it up with the following parameters:

  19200 Baud
  8 Bits
  No Parity
  Echo off (or full duplex)

☞ **Use CTRL-R to configure your system in *VT100 Mode*.**

Running Without A Terminal

If you wish to disconnect the VT1OO terminal or if you decide to run without a terminal, you must ensure the control lines are in an active state. Failing this, the system may "hang" while waiting for the control lines to become active. Wiring the system according to *Diagram 5-2* allows the lines to remain active.

Furthermore, you can run without any console at all simply by not enabling VT1OO mode and by not installing a video card.

DIAGRAM 5-1 FULL SETUP



DIAGRAM 5-2 PARTIAL SETUP



DISK DRIVES AND SEMI CONDUCTOR DISKS
All disk drives and semi conductor disks operate identically in both regular and VT1OO mode, and all drive assignments remain the same.

Downloading software to Flash devices is done through XFLASH, Teknor's transfer utility software. Please refer to the *XFLASH User's Manual* for details.

BAUD RATE RESTRICTIONS
The baud rate is re-initialized each time a call to INT 1OH (display to console) is made. This is due to some software programs, such as MS-DOS, changing the baud rate when loading.

GRAPHICS/STAND-ALONE (SW1(5-6))
The TEK-AT3L can operate without any video controller, keyboard or mechanical drives. The TEK-AT3L will automatically detect the presence of video, keyboard and mechanical drive devices and act accordingly. The TEK-AT3L can be used with the TEK-PG VGA card or any IBM compatible graphics controller card. Before starting the system, the user should also verify that the color monitor attached to the system can support the desired graphics mode.

OVERVIEW AND FEATURES

The TEK-AT3L uses the *Quadtel* BIOS. This BIOS provides a software interface between the operating system and the hardware of the TEK-AT3L single board computer. The interface provided by the BIOS is 100% IBM AT compatible. That is, all functions accept the same inputs and provide the same results, although the program code itself is different.

ERROR HANDLING

TEKNOR BIOS can be configured to handle errors differently. Two possibilities exist:

Stop: The BIOS will stop the booting process if an error is detected and request the user to press F1.

Warning: The BIOS will display an error message but will continue the booting procedure.

The following lists the error sources and their default values.

[Warning] Diskette
[Warning] Fixed Disk
[Warning] Keyboard
[Warning] Video
[Warning] Memory size
[Warning] CMOS checksum
[Warning] Real-Time Clock
[Warning] POST configuration
[Warning] Coprocessor
[Warning] Other

SPECIFICATIONS SECTION 7

TEK-AT3L DC CHARACTERISTICS

Supply Voltage	Vcc min.:	4.75V
	Vcc max.:	5.25V
		+12V
		-12V
Supply Current	Icc typ.:	1.30A[7]/1.68A[8]
	Ipp +12V	10ma
	Ipp -12V	5ma

TEK-AT3L ENVIRONMENTAL SPECIFICATIONS

Operating Temperature:
0^0C to 70^0C

Non-Condensing relative humidity:
5% to 95%

[7] Current measured with 4Mbytes of DRAM only.
[8] Current measured with 16Mbytes of DRAM, 1M SRAM, 1M Flash EPROM, and math coprocessor installed.

DIAGRAM 8-3
MECHANICAL SPECIFICATIONS

DIAGRAM 8-4 ASSEMBLY

DIAGRAM 8-5 BLOCK DIAGRAM

CONNECTOR OVERVIEW

J5 POWER CONNECTOR

PIN NUMBER				PIN NUMBER		
SIGNAL FLOW					SIGNAL FLOW	
SIGNAL						SIGNAL
VCC	-	1		2	-	GND
GND	-	3		4	-	+12V
-12V	-	5		6	-	PD

J3 KEYBOARD CONNECTOR

PIN NUMBER				PIN NUMBER		
SIGNAL FLOW					SIGNAL FLOW	
SIGNAL						SIGNAL
KBDCLK	O	1		2	-	GND
KBDDATA	O	3		4	-	GND
VCC	-	5		6	-	VCC
SPKR	O	7		8	-	VCC
KBDINH	I	9		10	-	GND
AUTO*	I	11		12	-	GND
PBRES*	I	13		14	-	GND

ACT*	O	15		16	-	VCC

J7 PRINTER CONNECTOR

PIN NUMBER						PIN NUMBER
SIGNAL FLOW						SIGNAL FLOW
SIGNAL						SIGNAL
STB*	O	1		2	I/O	P0
P1	I/O	3		4	I/O	P2
P3	I/O	5		6	I/O	P4
P5	I/O	7		8	I/O	P6
P7	I/O	9		10	I	ACK*
BUSY	I	11		12	I	PE
SLCT	I	13		14	O	AFD*
ERR*	I	15		16	O	INIT*
SLIN*	O	17		18	-	GND
GND	-	19		20	-	GND
GND	-	21		22	-	GND
GND	-	23		24	-	GND
GND	-	25				

J6 COM1 CONNECTOR

PIN NUMBER SIGNAL FLOW SIGNAL				PIN NUMBER SIGNAL FLOW SIGNAL		
DCD	I	1		2	I	RX
TX	O	3		4	O	DTR
GND	O	5		6	I	DSR
RTS	O	7		8	I	CTS
RI	I	9				

J4 COM2 CONNECTOR/RS232

PIN NUMBER SIGNAL FLOW SIGNAL				PIN NUMBER SIGNAL FLOW SIGNAL		
DCD	I	1		2	I	DSR
RX	I	3		4	O	RTS
TX	O	5		6	I	CTS
DTR	O	7		8	I	RI
GND	-	9				

J4 COM2 CONNECTOR/RS485

PIN NUMBER						PIN NUMBER
SIGNAL FLOW					SIGNAL FLOW	
SIGNAL						SIGNAL
RESERVED	-	1		2	I	NC
RXD(-)	I/O	3		4	I/O	RXD(+)
TXD(-)	O	5		6	I	TXD(+)
NC	O	7		8	I	NC
GND	I	9				

GF1-GF2 PC BUS CONNECTOR

A Side

I/O PIN	Signal Name	I/O
A1	I/O CH CK*	I
A2	SD7	I/O
A3	SD6	I/O
A4	SD5	I/O
A5	SD4	I/O
A6	SD3	I/O
A7	SD2	I/O
A8	SD1	I/O
A9	SD0	I/O
A10	I/O CH RDY*	I
A11	AEN	O
A12	SA19	I/O
A13	SA18	I/O
A14	SA17	I/O
A15	SA16	I/O
A16	SA15	I/O
A17	SA14	I/O
A18	SA13	I/O
A19	SA12	I/O
A20	SA11	I/O
A21	SA10	I/O
A22	SA9	I/O
A23	SA8	I/O
A24	SA7	I/O
A25	SA6	I/O
A26	SA5	I/O
A27	SA4	I/O
A28	SA3	I/O
A29	SA2	I/O
A30	SA1	I/O
A31	SA0	I/O

B Side

I/O PIN	Signal Name	I/O
B1	GND	Ground
B2	RESET DRV	O
B3	+5 Vdc	Power
B4	IRQ9	I
B5	-5 Vdc	Power
B6	DRQ2	I
B7	-12 Vdc	Power
B8	OWS	I
B9	+12 Vdc	Power
B10	GND	Ground
B11	SMESW*	O
B12	SMEMR*	O
B13	IOW*	I/O
B14	IOR*	I/O
B15	DACK3*	O
B16	DRQ3	I
B17	DACK1*	O
B18	DRQ1	I
B19	REFRESH*	I/O
B20	CLK	O
B21	IRQ7	I
B22	IRQ6	I
B23	IRQ5	I
B24	IRQ4	I
B25	IRQ3	I
B26	DACK2*	O
B27	T/C	O
B28	BALE	O
B29	+5 Vdc	Power
B30	OSC	O
B31	GND	Ground

C Side

I/O PIN	Signal Name	I/O
C1	SBHE*	I/O
C2	LA23	I/O
C3	LA22	I/O
C4	LA21	I/O
C5	LA20	I/O
C6	LA19	I/O
C7	LA18	I/O
C8	LA17	I/O
C9	MEMR*	I/O
C10	MEMW*	I/O
C11	SD08	I/0
C12	SD09	I/O
C13	SD10	I/O
C14	SD11	I/O
C15	SD12	I/O
C16	SD13	I/O
C17	SD14	I/O
C18	SD15	I/O

D Side

I/O PIN	Signal Name	I/O
D1	MEM CS16*	I
D2	I/O CS16*	I
D3	IRQ10	I
D4	IRQ11	I
D5	IRQ12	I
D6	IRQ15	I
D7	IRQ14	I
D8	DACK0*	O
D9	DRQ0	I
D10	DACK5*	O
D11	DRQ5	I
D12	DACK6*	O
D13	DRQ6	I
D14	DACK7*	O
D15	DRQ7	I
D16	+5Vdc	POWER
D17	MASTER*	I
D18	GND	Ground

J1A MEZZANINE CARD CONNECTOR

A SIDE

	I/O PIN	Signal Name	I/O
1	A1	I/O CH CK*	I
3	A2	SD7	I/O
5	A3	SD6	I/O
7	A4	SD5	I/O
9	A5	SD4	I/O
11	A6	SD3	I/O
13	A7	SD2	I/O
15	A8	SD1	I/O
17	A9	SD0	I/O
19	A10	I/O CH RDY*	I
21	A11	AEN	O
23	A12	SA19	I/O
25	A13	SA18	I/O
27	A14	SA17	I/O
29	A15	SA16	I/O
31	A16	SA15	I/O
33	A17	SA14	I/O
35	A18	SA13	I/O
37	A19	SA12	I/O
39	A20	SA11	I/O
41	A21	SA10	I/O
43	A22	SA9	I/O
45	A23	SA8	I/O
47	A24	SA7	I/O
49	A25	SA6	I/O
51	A26	SA5	I/O
53	A27	SA4	I/O
55	A28	SA3	I/O
57	A29	SA2	I/O
59	A30	SA1	I/O
61	A31	SA0	I/O

B Side

	I/O PIN	Signal Name	I/O
2	B1	GND	Ground
4	B2	RESET DRV	O
6	B3	+5 Vdc	Power
8	B4	IRQ9	I
10	B5	-5 Vdc	Power
12	B6	DRQ2	I
14	B7	-12 Vdc	Power
16	B8	OWS	I
18	B9	+12 Vdc	Power
20	B10	GND	Ground
22	B11	SMESW*	O
24	B12	SMEMR*	O
26	B13	IOW*	I/O
28	B14	IOR*	I/O
30	B15	DACK3*	O
32	B16	DRQ3	I
34	B17	DACK1*	O
36	B18	DRQ1	I
38	B19	REFRESH*	I/O
40	B20	CLK	O
42	B21	IRQ7	I
44	B22	IRQ6	I
46	B23	IRQ5	I
48	B24	IRQ4	I
50	B25	IRQ3	I
52	B26	DACK2*	O
54	B27	T/C	O
56	B28	BALE	O
58	B29	+5 Vdc	Power
60	B30	OSC	O
62	B31	GND	Ground

J2 FLOPPY DISK CONNECTOR PIN OUT

Pin Number	Signal Flow	Signal
2	O	RPM/LC
4	-	N.C.
	-	N.C.
	I	INDEX*
6	O	MOTRENA*
	O	DRIVESB*
	O	DRIVESA*
	O	MOTRENB*
8	O	DIRC*
	O	STEP*
	O	WRITE DATA*
	O	WRITE ENABLE*
	I	TRACK0*
10	I	WRITE PROTECT*
	I	READ DATA*
	O	HEAD SELECT*
	I	DCHG
12	-	GND
14		
16		
18		
20		
22		
24		

26 28 30 32 34 1-33 (ODD)		

J1 HARD DISK CONNECTOR PIN OUT

Pin Number	Signal Flow	Signal
3	I/O	SD7
4		SD8
5	I/O	SD6
6		SD9
7	I/O	SD5
8		SD10
9	I/O	SD4
10		SD11
11	I/O	SD3
12		SD12
13	I/O	SD2
14		SD13
15	I/O	SD1
16		SD14
17	I/O	SD0
18		SD15
1	I/O	RST*
23		IOW*
25	I/O	IOR*
33		SA1
35	I/O	SA0
36		SA2
37	I/O	CS0*
38		CS1*
31	I/O	IRQ14
32		I/OCS16*
39	I/O	ACTIVE*
20		KEY (NOT CONNECTED)
21	I/O	RESERVED (NOT CONNECTED)
34		PDIAG
2,19,22,24	I/O	GND
26,30,40		
	I	
	I	
	I	
	I	
	I	
	I	
	I	
	O	
	O	
	O	
	-	
	-	
	-	
	-	

LIMITED WARRANTY SECTION 8

TEKNOR MICROSYSTEMS INC. ("the seller") warrants its products to be free from defects in material and workmanship for a period of two (2) years commencing on the date of shipment. The liability of the seller shall be limited to replacing or repairing, at the seller's option, any defective units. Equipment or parts which have been subject to abuse, misuse, accident, alteration, neglect, or unauthorized repair are not covered by this warranty. This warranty is in lieu of all other warranties expressed or implied.

Returning Defective Merchandise

If your TEKNOR product malfunctions, please do the following before returning any merchandise:

1) Call our Technical Support Department at (514) 437-5682. Make certain you have the following at hand: the Teknor Invoice #, your Purchase Order #, and the Serial Number of the defective unit.

2) Give the serial number found on the back of the card and explain the nature of your problem to a service technician.

3) If the problem cannot be solved over the telephone the technician will further instruct you on the return procedure.

4) When returning goods, please include the name and telephone number of a person whom we can contact for further explanations if necessary. **Where applicable, always include all duty papers and invoice(s) associated with the item(s) in question**.

5) Prior to returning any merchandise, make certain you receive an RMA # and clearly mark this number on the outside of the package you are returning.

6) When returning a TEKNOR card:
   i) Make certain that the card is packed in conductive foam pads or conductive plastic bags.
   ii) Place it in a rigid cardboard box.
   iii) Ship prepaid and insured to:

TEKNOR MICROSYSTEMS INC.
Service Department
31 de la Seigneurie E.
Suite 107
Blainville, Quebec
J7C 4G6 CANADA

GETTING HELP SECTION 9

Need More Help?

At Teknor, we take great pride in our customer's successes. We strongly believe in providing full support at all stages of your product development.

If at any time you encounter difficulties with your application or with any of our products, or if you simply need guidance on system setups and capabilities, you may contact our Technical Services/Support Department at

Tel: (514) 437-5682
Fax: (514) 437-8053

If you have any questions about Teknor, our products and/or services, you may reach us at the above numbers or by writing to:

TEKNOR MICROSYSTEMS INC.
31 de la Seigneurie E.
Suite 107
Blainville, Quebec
J7C 4G6 CANADA

RECOMMENDED DEVICES AND CONNECTORS

The following is a list of recommended devices and connectors for use on the TEK-AT3L. Many other models are available and function equally well. Users are encouraged to check with their local distributors for comparable substitutes.

DRAM (U1-8)
DRAM devices with page mode at 80ns maximum access time, or better, should be used. E.g.:

SIEMENS HYM910005 (1M x 9)
TOSHIBA THM91000A5-80 (1M X 9)
HITACHI HB56A19B-8 (1M x 9)
OKI MSC2312A159-8A/80 (1M x 9)

SRAM (U19,33,38,47)
Static RAM CMOS memory with low power consumption for battery backup (no Pseudo-Static) with access time of 200ns, or better. Must be in DIP package.
E.g.:

SONY 58256P (32K x 8)
MITSUBISHI MH12808TNA-15 (128K x 8)
MITSUBISHI MH51208TNA-15 (512K x 8)
EDI 8M8 128/LP (128K x 8)
EDI 8F8257/LP (256k x8)
EDI 8F8512/LP (512K x 8)
or equivalents.

FLASH EPROM (U50-57)
Use Flash EPROM's with 200ns access time, or better. Must be in PLCC package. Use only:

INTEL or AMD 28F010 (128K x 8) FLASH EPROM
INTEL or AMD 28F020 (256K x 8) FLASH EPROM

INTERFACE CONNECTORS
The following connectors are recommended for interfacing with the TEK-AT3L I/O devices. The parts shown here do not have a strain relief but one may be added.

Connector	Recommended Mating Part
Hard Disk (J1)	Robinson Nugent IDS-C40PK-TG Amp 746286-9 (499252-1*) Thomas & Betts 609-1041 (40-pin flat cable connector)
Floppy Disk (J2)	Robinson Nugent IDS-C34PK-TG Amp 746286-8 (499252-6*) Thomas & Betts 609-3441 (34-pin flat cable connector)
Keyboard (J3)	Robinson Nugent IDS-C16PK-TG Amp 746286-3 (499252-8*) Thomas & Betts 609-1641 (16-pin flat cable connector)

COM2 (J4)	Robinson Nugent IDS-C10PK-TG Amp 746286-1 (499252-5*) Thomas & Betts 609-1041 (10-pin flat cable connector)
Power Connector (J5)	Leoco 2530 S060013 (housing) Leoco 2533 TCB00A0 (pins) Molex 22-01-1063 (housing) Molex 4809C or 40455 (pins)
COM1 (J6)	Robinson Nugent IDD-C9SM-440-TG30 Amp 747318-4 (747275-4*) Thomas & Betts 609-09S Amphenol 841-17-DBFR-B9S (9-pin flat cable connector)
LPT1 (J7)	Robinson Nugent IDD-C25PM-440-TG30 Amp 747321-2 (747275-2*) Thomas & Betts 609-25P Amphenol 841-17-DBFR-B25P (25-pin flat cable connector)
XT Header (J9)	Samtec ESQ131-12-G-D PCB-mount female connector

* *optional Amp strain relief part number shown in brackets*