

1 The following jumper settings are silkscreened on the board:
2
3 CPU Select: (5V only board!)

4 486SX: JP18 Open, JP19 Open, JP20 2-3
5 486DX: JP18 1-2, JP19 CLOSE, JP20 1-2
6 UMC U5S sort of works with the 486SX setting, but it doesn't seem well utilized by the
board (scores are suspiciously low with the U5S).
7 Cyrix 486DX does not seem to work on this board for some reason, comes up -- on the POST
probe regardless of BIOS.

8
9 AV9107C-03 Clock Generator Speeds:
10 16MHz: JP11 CLOSE, JP12 CLOSE, JP13 CLOSE, JP14 CLOSE
11 20MHz: JP11 Open, JP12 CLOSE, JP13 CLOSE, JP14 Open
12 25MHz: JP11 Open, JP12 CLOSE, JP13 Open, JP14 CLOSE
13 33MHz: JP11 Open, JP12 Open, JP13 CLOSE, JP14 CLOSE
14 50MHz (see JP50 too): JP11 Open, JP12 Open, JP13 CLOSE, JP14 Open
15
16 JP50 Timing Jumper: CLOSE for 50MHz, Open for all other speeds
17

18 Cache Settings:
19 64KB: JP15 Open, JP16 Open, JP6 Open, JP5 Open, JP8 2-3, JP7 Open, U39 8Kx8, U40 N/A,
populate SRAM bank 0 and 1 with 8x 8Kx8 SRAMs
20 128KB: JP15 Open, JP16 CLOSE, JP6 Open, JP5 CLOSE, JP8 1-2, JP7 CLOSE, U39 8Kx8, U40
N/A, populate SRAM bank 0 with 4x 32Kx8 SRAMs
21 256KB: JP15 CLOSE, JP16 CLOSE, JP6 CLOSE, JP5 CLOSE, JP8 2-3, JP7 CLOSE, U39 8Kx8, U40
8Kx8, populate SRAM banks 0 and 1 with 8x 32Kx8 SRAMs. You can alternatively use a 32Kx8
in U39 and leave U40 open.

22
23 U24 is for the Dirty bit TAG SRAM. It requires a 64Kx1, 12/15ns SRAM (such as a Cypress
CY7C187-15PC) to be populated here for proper write back cache operation. Without it,
the board's already sluggish off-cache access latency is DOUBLED according to Cachechk
V3! You will likely need to solder a 22-pin socket to the open pads (noting the key
notch silkscreen), and add a 0.22uF ceramic bypass capacitor to C186.

24
25 JP17: Open for PQFP 486SX, CLOSED for PGA 486DX/SX/etc.
26
27 JP1 CMOS Erase Jumper: 1-2 for Discharge/Erase, 2-3 for Normal Operation