UNIDENTIFIED
J-302 386DX/486DLC CACHE

Processor	80386DX/CX486DLC
Processor Speed	33/40MHz
Chip Set	Unidentified
Max. Onboard DRAM	64MB
Cache	128KB
BIOS	AMI/Award
Dimensions	220mm x 220mm
I/O Options	None
NPU Options	80387DX



CONNECTIONS			
Purpose	Location	Purpose	Location
External battery	J1	Turbo LED	JP5
Power LED & keylock	J16	Speaker	JP6
Turbo switch	JP4	Reset switch	S1

Continued next page. . .

Copyright © 1992, 1993, **Micro House International** (303) 443-3388. All rights reserved. Including the right of reproduction in any form.

UNIDENTIFIED
J-302 386DX/486DLC CACHE

. . . continued from previous page

USER CONFIGURABLE SETTINGS		
Function	Jumper	Position
í CMOS memory normal operation	JP1	pins 2 & 3 closed
CMOS memory clear	JP1	pins 1 & 2 closed
í Monitor type select color	JP2	Closed
Monitor type select monochrome	JP2	Open

DRAM CONFIGURATION		
Size	Bank 0	Bank 1
1MB	(4) 256K x 9	NONE
2MB	(4) 256K x 9	(4) 256K x 9
4MB	(4) 1M x 9	NONE
5MB	(4) 256K x 9	(4) 1M x 9
8MB	(4) 1M x 9	(4) 1M x 9
16MB	(4) 4M x 9	NONE
20MB	(4) 1M x 9	(4) 4M x 9
32MB	(4) 4M x 9	(4) 4M x 9
64MB	(4) 16M x 9	NONE

CACHE CONFIGURATION		
Size	Bank 0	TAG
128KB	(4) 32K x 8	(1) 8K x 8
Note: Cache is factory installed and is not configurable.		

CPU SPEED CONFIGURATION			
Speed	JP7	JP8	JP9
33MHz	Open	Closed	Open
40MHz	Closed	Closed	Open

Copyright © 1992, 1993, **Micro House International** (303) 443-3388. All rights reserved. Including the right of reproduction in any form.