UNIDENTIFIED
S C A T - S X

Processor	80386SX
Processor Speed	20/25MHz
Chip Set	Unidentified
Max. Onboard DRAM	16MB
Cache	32KB (located on external cache card)
BIOS	Unidentified
Dimensions	220mm x 220mm
I/O Options	External cache card slot
NPU Options	80387SX



CONNECTIONS			
Purpose	Location	Purpose	Location
Reset switch	J1	Power LED & keylock	J5
Turbo switch	J2	External battery	J7
Turbo LED	J3	External cache card slot	S1
Speaker	J4		

Continued next page...

Copyright © 1992, 1993, **Micro House International** (303) 443-3388. All rights reserved. Including the right of reproduction in any form.

UNIDENTIFIED
S C A T - S X

. . . continued from previous page.

USER CONFIGURABLE SETTINGS		
Function	Jumper	Position
í Monitor type select color	P03	pins 2 & 3 closed
Monitor type select monochrome	P03	pins 1 & 2 closed
í CMOS memory normal operation	P04	Closed
CMOS memory clear	P04	Open
í CMOS memory normal operation (External battery)	P05	Open
CMOS memory normal operation (Internal battery)	P05	Closed
í Pipeline mode enabled	P18	Closed
Pipeline mode disabled	P18	Open
í NPU RDY signal enabled	P19	Closed
NPU RDY signal disabled or NPU not installed	P19	Open

DRAM CONFIGURATION				
Size	Bank 0	Bank 1	Bank 2	Bank 3
512KB	(2) 256K x 9	NONE	NONE	NONE
1MB	(2) 256K x 9	(2) 256K x 9	NONE	NONE
1.5MB	(2) 256K x 9	(2) 256K x 9	(2) 256K x 9	NONE
2MB	(2) 256K x 9	(2) 256K x 9	(2) 256K x 9	(2) 256K x 9
2MB	(2) 1M x 9	NONE	NONE	NONE
3MB	(2) 256K x 9	(2) 256K x 9	(2) 1M x 9	NONE
4MB	(2) 1M x 9	(2) 1M x 9	NONE	NONE
5MB	(2) 256K x 9	(2) 256K x 9	(2) 1M x 9	(2) 1M x 9
6MB	(2) 1M x 9	(2) 1M x 9	(2) 1M x 9	NONE
8MB	(2) 1M x 9	(2) 1M x 9	(2) 1M x 9	(2) 1M x 9
8MB	(2) 4M x 9	NONE	NONE	NONE
12MB	(2) 1M x 9	(2) 1M x 9	(2) 4M x 9	NONE
16MB	(2) 4M x 9	(2) 4M x 9	NONE	NONE

Continued next page...

Copyright © 1992, 1993, **Micro House International** (303) 443-3388. All rights reserved. Including the right of reproduction in any form.

UNIDENTIFIED
S C A T - S X

. . . continued from previous page.



CACHE JUMPER CONFIGURATION					
Size	P11	P12	P13	P14	P15
16KB/DM	pins 1 & 2	pins 1 & 2	pins 1 & 2	pins 1 & 2	pins 1 & 2
16KB/TWS	pins 1 & 2	pins 1 & 2	pins 1 & 2	pins 1 & 2	pins 1 & 2
32KB/DM	pins 2 & 3	pins 2 & 3	pins 2 & 3	pins 2 & 3	pins 2 & 3
32KB/TWS	pins 1 & 2	pins 1 & 2	pins 1 & 2	pins 1 & 2	pins 1 & 2
Note: DM = Direct mapped and TWS = Two-wait associative. Pins designated should be in the closed position.					

Copyright © 1992, 1993, **Micro House International** (303) 443-3388. All rights reserved. Including the right of reproduction in any form.