


NEC TECHNOLOGIES, INC.

POWERMATE EXPRESS 486/50E

Processor	80486DX
Processor Speed	50MHz
Chip Set	Intel
Max. Onboard DRAM	16MB
SRAM Cache	128KB (on CPU module)
BIOS	NEC (Flash EEPROM)
Dimensions	330.2mm x 218.4mm
I/O Options	Proprietary CPU module slot, keyboard/bus mouse interface, serial ports (2), parallel port, video port, proprietary video card sockets, 32-bit external memory card slot, IDE interface, floppy drive interface
NPU Options	None



Continued on next page . . .

NEC TECHNOLOGIES, INC.

POWERMATE EXPRESS 486/50E

... continued from previous page

CONNECTIONS			
Purpose	Location	Purpose	Location
Proprietary CPU module	J6	Video port	P6
32-bit external memory card	J7	Keyboard/Bus mouse interface	P7
Proprietary video card	J8, J9, & J10	Fan power	P8
IDE interface	P1	IDE interface LED	P9
Floppy drive interface	P2	External battery	P10
Parallel port	P3	Power supply	P11 & P12
Serial port (COM1)	P4	Drive power	P13
Serial port (COM2)	P5	Drive power	P14

USER CONFIGURABLE SETTINGS		
Function	Jumper/Switch	Position
í Password enabled	3F1	pins 2 & 3 closed
Password disabled	3F1	pins 1 & 2 closed
í Test mode disabled	10A1	open
Test mode enabled	10A1	closed
í I/O recovery disabled	11B5	open
I/O recovery enabled	11B5	closed
í NEC VGA adapter disabled (U.S. setting)	15A1	open
NEC VGA adapter enabled	15A1	closed
í Parallel port (P3) configuration LPT1/IRQ7, LPT2/IRQ5	15C3	pins 1 & 2 closed pins 5 & 6 closed
Parallel port (P3) configuration LPT1/IRQ5, LPT2/IRQ7	15C3	pins 2 & 3 closed pins 4 & 5 closed
í Manufacturing test loop disabled	15K1	closed
Manufacturing test loop enabled	15K1	open
í BIOS flash reprogramming disabled	17H1	pins 2 & 3 closed
BIOS flash reprogramming enabled	17H1	pins 1 & 2 closed
í ROM type select 27C256 (28F256)	18F1	pins 1 & 2 closed
ROM type select 27C512 (28F512)	18F1	pins 2 & 3 closed

DRAM CONFIGURATION		
Size	Bank 0	Bank 1
4MB	(2) 256K x 36	(2) 256K x 36
8MB	(2) 1M x 36	NONE
16MB	(2) 1M x 36	(2) 1M x 36

SRAM CONFIGURATION
Notes: The CPU card comes standard with 128KB of cache and is not alterable. The locations of the cache chips are unknown.

Continued on next page...