


CHICONY, INC.

CH-486-33A

Processor	80486SX/80487SX/80486DX
Processor Speed	20/25/33MHz
Chip Set	Chicony
Max. Onboard DRAM	32MB
Cache	64/256KB
BIOS	AMI
Dimensions	330mm x 218mm
I/O Options	None
NPU Options	4167



CONNECTIONS			
Purpose	Location	Purpose	Location
External battery	J10	Turbo LED	JP12
Power LED & keylock	J23	Reset switch	SW1
Speaker	J24	Turbo switch	SW2

Continued on next page . . .

CHICONY, INC.

CH-486-33A

... continued from previous page

USER CONFIGURABLE SETTINGS		
Function	Jumper	Position
í Monitor type select color	JP1	Closed
Monitor type select monochrome	JP1	Open
í CMOS memory normal operation	JP2	pins 2 & 3 closed
CMOS memory clear	JP2	pins 1 & 2 closed
í Factory configured - do not alter	JP4	pins 2 & 3 closed
í Factory configured - do not alter	JP10	Open

DRAM CONFIGURATION		
Size	Bank 0	Bank 1
1MB	(4) 256K x 9	NONE
2MB	(4) 256K x 9	(4) 256K x 9
4MB	(4) 1M x 9	NONE
5MB	(4) 256K x 9	(4) 1M x 9
8MB	(4) 1M x 9	(4) 1M x 9
16MB	(4) 4M x 9	NONE
20MB	(4) 4M x 9	(4) 1M x 9
32MB	(4) 4M x 9	(4) 4M x 9

CACHE CONFIGURATION			
Size	Bank 0	U33 (TAG)	U34 (TAG)
64KB	(8) 8K x 8	(1) 64K x 1	(1) 8K x 8
256KB	(8) 32K x 8	(1) 64K x 1	(1) 32K x 8

CACHE JUMPER CONFIGURATION			
Size	JP8	JP9	JP10
64KB	Open	Open	Open
256KB	Closed	Closed	Closed

CPU TYPE CONFIGURATION			
Type	JP5	JP6	JP7
80486SX	Open	pins 2 & 3 closed	Open
80487SX	pins 1 & 2 closed	pins 1 & 2 closed	Closed
80486DX	pins 2 & 3 closed	pins 1 & 2 closed	Closed