


# JPN CORPORATION

## M B 3 8 6 S X

|                          |               |
|--------------------------|---------------|
| <b>Processor</b>         | 80386SX       |
| <b>Processor Speed</b>   | 16/20/25MHz   |
| <b>Chip Set</b>          | VLSI          |
| <b>Max. Onboard DRAM</b> | 4MB           |
| <b>Cache</b>             | None          |
| <b>BIOS</b>              | AMI           |
| <b>Dimensions</b>        | 220mm x 220mm |
| <b>I/O Options</b>       | None          |
| <b>NPU Options</b>       | 80387SX       |



| CONNECTIONS         |          |              |          |
|---------------------|----------|--------------|----------|
| Purpose             | Location | Purpose      | Location |
| Speaker             | JP20     | Turbo switch | JP52     |
| Power LED & keylock | JP30     | Turbo LED    | JP56     |
| Reset switch        | JP51     |              |          |

Continued on next page . . .

# JPN CORPORATION

## M B 3 8 6 S X

... continued from previous page

| USER CONFIGURABLE SETTINGS                 |        |                   |
|--|--------|-------------------|
| Function                                   | Jumper | Position          |
| í Pipeline mode enabled                    | JP10   | Closed            |
| Pipeline mode disabled                     | JP10   | Open              |
| í BIOS type select 27256                   | JP23   | Open              |
|  | JP24   | Closed            |
| BIOS type select 27128                     | JP23   | Open              |
|  | JP24   | Open              |
| BIOS type select 27512                     | JP23   | Closed            |
|  | JP24   | Closed            |
| í Parity check enabled                     | JP25   | Closed            |
| Parity check disabled                      | JP25   | Open              |
| í Monitor type select color                | JP31   | Closed            |
| Monitor type select monochrome             | JP31   | Open              |
| í Power good signal detect from board      | JP55   | pins 1 & 2 closed |
| Power good signal detect from power supply | JP55   | pins 2 & 3 closed |
| í CMOS memory normal operation             | JP58   | pins 1 & 2 closed |
| CMOS memory clear                          | JP58   | pins 3 & 4 closed |
| í Factory configured - do not alter        | JP59   | N/A               |

| DRAM CONFIGURATION |           |              |           |              |              |              |
|--------------------|-----------|--------------|-----------|--------------|--------------|--------------|
| Size               | Bank 0    | Parity (P-0) | Bank 1    | Parity (P-1) | Bank 2       | Bank 3       |
| 512KB              | (4) 44256 | (2) 41256    | NONE      | NONE         | NONE         | NONE         |
| 1MB                | (4) 44256 | (2) 41256    | (4) 44256 | (2) 41256    | NONE         | NONE         |
| 1.5MB              | (4) 44256 | (2) 41256    | (4) 44256 | (2) 41256    | (2) 256K x 9 | NONE         |
| 2MB                | (4) 44256 | (2) 41256    | (4) 44256 | (2) 41256    | (2) 256K x 9 | (2) 256K x 9 |
| 2MB                | NONE      | NONE         | NONE      | NONE         | (2) 1M x 9   | NONE         |
| 3MB                | (4) 44256 | (2) 41256    | (4) 44256 | (2) 41256    | (2) 1M x 9   | NONE         |
| 4MB                | NONE      | NONE         | NONE      | NONE         | (2) 1M x 9   | (2) 1M x 9   |