

**μPD70320(V25),70322,70325(V25+),70327(V25S),79011
μPD70330(V35),70332,70335(V35+),70337(V35S),79021**

V25™/V35™ FAMILY 16/8-BIT SINGLE CHIP MICROCOMPUTER

The V25/V35 family members are single chip microcomputers integrating a 16-bit CPU, internal RAM, serial interfaces, timers, DMA controllers, interrupt controllers, ports, etc. Their instruction set is software upward compatible to the 16/8-bit microprocessors μPD70108H/70116H (V20H™/V30H™) in native mode. The application area of this microcomputer is very wide, e.g. data processing, terminals, networks, printers, ECR, etc., and with use of the security function of V25S™/V35S™ applications like on-line money collection systems or game machines are safer protected. Where high speed DMA transfers are requested, V25+™/V35+™ are the right candidates.

PROCESSOR OVERVIEW

μPD70320, μPD70320(A)	V25™ ROMless, 8-bit data bus, 8 MHz system frequency
μPD70322, μPD70322(A)	V25™ with 16k mask ROM
μPD70325, μPD70325(A)	V25+™, same as V25™, high speed DMA, 10MHz system frequency
μPD70327	V25S™, same as V25™, code translation table
μPD79011	V25™ with Realtime OS kernel in 16k internal ROM
μPD70330, μPD70330(A)	V35™ ROMless, 16-bit data bus, 8 MHz system frequency
μPD70332, μPD70332(A)	V35™ with 16k mask ROM
μPD70335, μPD70335(A)	V35+™, same as V35™, high speed DMA, 10 MHz system frequency
μPD70337	V35S™, same as V35™, code translation table
μPD79021	V35™ with Realtime OS kernel in 16k internal ROM

Available packages: 84-pin PLCC
 94-pin plastic QFP

FEATURES

- * Internal 16-Bit architecture
- * maximum internal system frequency: 8 MHz (μ PD70320, μ PD70322, μ PD70327, μ PD79011 and μ PD70330, μ PD70332, μ PD70337, μ PD79021)
9 MHz (μ PD70325(A) and μ PD70335(A))
10 MHz (μ PD70325 and μ PD70335)
- * Three-step pipelining
- * External 8-Bit data bus (only μ PD7032x and μ PD79011)
- * External 16-Bit data bus (only μ PD7033x and μ PD79021)
- * Built-in RAM: 256 words x 8 bits
- * Built-in ROM: 16384 words x 8 bits (only μ PD70322, μ PD70332, μ PD79011 and μ PD79021)
- * Realtime OS software implemented in built-in ROM (only μ PD79011 and μ PD79021)
- * Built-in instruction code translation function to protect program code from software piracy (only μ PD70327 and μ PD70337)
- * I/O lines (input port: 4 bits, input/output port: 20 bits)
- * Comparator port (Port T): 8 bits
- * Serial interface (with internal baud rate generator): 2 channels
 - Asynchronous mode
 - I/O Interface mode
- * Interrupt controller
 - Programmable software priority (8 levels)
 - Vector interrupt function
 - Register bank switch response
 - Macro service function
- * DRAM and pseudo SRAM refreshing function
- * DMA controller: 2 channels
 - High speed DMA transfers up to 4 MBytes/sec and linear address pointers (only μ PD70325 and μ PD70335)
- * 16-Bit timer: 2 channels
- * Time base counter (20-Bit): 1 channel
- * On-chip clock generator
- * Programmable wait state function
- * Stand-by function (STOP/HALT)

ORDERING INFORMATION

Part Number	Package	External Clock	On-chip ROM	Quality Grade
μPD70320L-8	84-pin PLCC	16 MHz	None	Standard
μPD70322L-8-xxx	84-pin PLCC	16 MHz	Masked ROM	Standard
μPD70320GJ-8-5BG	94-pin plastic QFP	16 MHz	None	Standard
μPD70322GJ-8-xxx-5BG	94-pin plastic QFP	16 MHz	Masked ROM	Standard
μPD70320GJ(A)-8-5BG	94-pin plastic QFP	16 MHz	None	Special
μPD70322GJ(A)-8-xxx-5BG	94-pin plastic QFP	16 MHz	Masked ROM	Special
μPD70330L-8	84-pin PLCC	16 MHz	None	Standard
μPD70332L-8-xxx	84-pin PLCC	16 MHz	Masked ROM	Standard
μPD70330GJ-8-5BG	94-pin plastic QFP	16 MHz	None	Standard
μPD70332GJ-8-xxx-5BG	94-pin plastic QFP	16 MHz	Masked ROM	Standard
μPD70330GJ(A)-8-5BG	94-pin plastic QFP	16 MHz	None	Special
μPD70332GJ(A)-8-xxx-5BG	84-pin plastic QFP	16 MHz	Masked ROM	Special
μPD70325L-8	84-pin PLCC	16 MHz	None	Standard
μPD70325L-10	84-pin PLCC	20 MHz	None	Standard
μPD70325GJ-8-5BG	94-pin plastic QFP	16 MHz	None	Standard
μPD70325GJ-10-5BG	94-pin plastic QFP	20 MHz	None	Standard
μPD70325GJ(A)-9-5BG	94-pin plastic QFP	18 MHz	None	Special
μPD70335L-8	84-pin PLCC	16 MHz	None	Standard
μPD70335L-10	84-pin PLCC	20 MHz	None	Standard
μPD70335GJ-8-5BG	94-pin plastic QFP	16 MHz	None	Standard
μPD70335GJ-10-5BG	94-pin plastic QFP	20 MHz	None	Standard
μPD70335GJ(A)-9-5BG	94-pin plastic QFP	18 MHz	None	Special
μPD70327L-8-xxx	84-pin PLCC	16 MHz	None	Standard
μPD70327GJ-8-xxx-5BG	94-pin plastic QFP	16 MHz	None	Standard
μPD70337L-8-xxx	84-pin PLCC	16 MHz	None	Standard
μPD70337GJ-8-xxx-5BG	94-pin plastic QFP	16 MHz	None	Standard
μPD79011L	84-pin PLCC	16 MHz	RTOS kernel	Standard
μPD79011GJ-5BG	94-pin plastic QFP	16 MHz	RTOS kernel	Standard
μPD79011GJ(A)-5BG	94-pin plastic QFP	16 MHz	RTOS kernel	Special
μPD79021L	84-pin PLCC	16 MHz	RTOS kernel	Standard
μPD79021GJ-5BG	94-pin plastic QFP	16 MHz	RTOS kernel	Standard
μPD79021GJ(A)-5BG	94-pin plastic QFP	16 MHz	RTOS kernel	Special

COMPARISON BETWEEN V25, V35, V25+ and V35+

		V25	V35	V25+	V35+
		uPD70322	uPD70332	uPD70325	uPD70335
DMA functions	Transfer processing method	By microprogram		By dedicated hardware	
	Max. transfer rate (at 8 MHz operation)	0.6M bytes/sec	0.8M bytes/sec	4M bytes/sec	5.3M bytes/sec
	DMA requested sampling timing	During instruction execution cycle		During bus cycle	
	DMA service channel	In the internal RAM area		In the special function register	
	Transfer address specification method	Segment method		Linear method	
	Single-step mode execution format	1 DMA transfer/1 instruction execution		1 DMA transfer/1 bus cycle	
	Interrupt request during DMA transfer (demand release mode)	Only NMI to be acknowledged		Not acknowledged	
	Number of waits required for stop control by DMARQ (demand release mode)	Not required		2-wait	
	Transfer processing unit	Byte/word	Byte/word	Byte	Byte/word
	TC (terminal counter) set value	DMA transfer times		(DMA transfer times) - 1	
	Terminal count generation timing	TC = 0		TC = FFFFH	
	TC output low-level width	Fixed		Expansion by wait insertion	

(to be continued)

(cont'd)


		V25	V35	V25+	V35+
		uPD70322	uPD70332	uPD70325	uPD70335
Serial interface	Transmit clock output in the asynchronous mode (channel 0)	Disable		Enable ($\overline{SCK0}$ pin)	
	Serial error register	Yes		Serial status register	
	Receive buffer full flag	None		In the serial status register	
	Transmit buffer empty flag	None		In the serial status register	
	All sent flag	None		In the serial status register	
Interrupt function	Interrupt source register	None		Yes	
Internal ROM for users		Yes		None	
Max. operation frequency		8 MHz		10 MHz	

OUTLINE OF RTOS FUNCTION OF μ PD79011 and μ PD79021

Item	Description
A variety of system calls	<ul style="list-style-type: none"> . Task management : 5 types . Synchronization/communication management : 9 types . Memory management : 2 types . Time management : 2 types . Interrupt management: 7 types <p>25 types in total</p>
System call interface	<ul style="list-style-type: none"> . Assembly language . C language (interface library used)
Task management	<ul style="list-style-type: none"> . Scheduling according to priority levels . Number of tasks: 64 (resident in banks: 6, non-resident in banks: 58) . Priority: 64 levels (tasks resident in banks: 6 levels, tasks not resident in banks: 58 levels)
Synchronization/communication management	<ul style="list-style-type: none"> . Synchronizing functions by semaphores (number of semaphores: 256) . Communication functions by mail boxes (number of mail boxes: 256)
Memory management	Management by memory blocks
Time management	By using the on-chip time base counter
Interrupt management	External interrupt controller (μ PD71059 or equivalent) can be added.
High speed task switching	By using the on-chip register banks
System calling time	<ul style="list-style-type: none"> . Tasks resident in banks: 41 to 123 μs (when operated at 8 MHz) . Tasks not resident in banks: 41 to 294 μs (when operated at 8 MHz)
Hardware configuration	Same as V25 (except for internal ROM contents)
Max. operation frequency	8 MHz

PIN CONFIGURATION (Top View)


84-Pin PLCC



Remarks: IC: Internally Connected

- Notes:
- * Fix each IC pin to 'H' level via a pull-up resistor from outside
 - * EA pin should be fixed to low for μ PD70320 and μ PD70325
 - * EA pin should be fixed to high for μ PD70327 and μ PD79011
 - * Only for μ PD70327L: pin no.53 has N/S function


84-pin PLCC



Remarks: IC: Internally Connected

- Notes:
- * Fix each IC pin to 'H' level via a resistor from outside, except pin 9 to be fixed to 'L' level
 - * EA pin should be fixed to low for μPD70330 and μPD70335
 - * EA pin should be fixed to high for μPD70337 and μPD79021
 - * Only for μPD70337L: pin no.53 has N/S function


94-Pin Plastic QFP



Remarks: IC: Internally Connected
 NC: Non-Connection

Notes: * Fix each IC pin to 'H' level via a pull-up resistor from outside
 * EA pin should be fixed to low for μ PD70320 and μ PD70325
 * EA pin should be fixed to high for μ PD70327 and μ PD79011
 * Only for μ PD70327GJ: pin no.24 has N/S function


94-pin plastic QFP




Remarks: IC: Internally Connected
 NC: Non-Connection

Notes: * Fix each IC pin to 'H' level via a resistor from outside, except pin 9 to be fixed to 'L' level
 * EA pin should be fixed to low for μPD70330 and μPD70335
 * EA pin should be fixed to high for μPD70337 and μPD79021
 * Only for μPD70337GJ: pin no.24 has N/S function

INTERNAL BLOCK DIAGRAM (μ PD70320, μ PD70322, μ PD70325, μ PD70327, μ PD79011)



INTERNAL BLOCK DIAGRAM (μ PD70330, μ PD70332, μ PD70335, μ PD70337, μ PD79021)



1. PIN FUNCTIONS

PORT PINS

Pin Name	I/O	Port Function	Control Function	
P00-P06	I/O	Eight-bit bidirectional input/output port for which input or output mode can be specified bitwise.	—	
P07/CLKOUT	I/O/O		System clock output	
P10/NMI	I	Nonmaskable interrupt request input (input port)	—	
P11/ $\overline{\text{INTP0}}$		External interrupt request input and input port		
P12/ $\overline{\text{INTP1}}$				
P13/ $\overline{\text{INTP2}}/\overline{\text{INTAK}}$	I/I/O		INT acknowledge signal output	
P14/ $\overline{\text{POLL}}/\overline{\text{INT}}$	I/O/I/I	Bidirectional input/output port and $\overline{\text{POLL}}$ input	External interrupt request input	
P15/TOUT	I/O/I	Bidirectional input/output port; input or output mode can be specified bitwise	Timer output	
P16/ $\overline{\text{SCK0}}$			Serial clock output	
P17/READY			READY input	
P20/DMARQ0	I/O/O	Eight-bit bidirectional input/output port; input or output mode can be specified bitwise	DMA request input (CH0)	
P21/ $\overline{\text{DMAAK0}}$			DMA acknowledge output (CH0)	
P22/ $\overline{\text{TC0}}$			DMA termination output (CH0)	
P23/DMARQ1			DMA request input (CH1)	
P24/ $\overline{\text{DMAAK1}}$			DMA acknowledge output (CH1)	
P25/ $\overline{\text{TC1}}$			DMA termination output (CH1)	
P16/ $\overline{\text{HLDK}}$			I/O/O	HOLD acknowledge output
P27/ $\overline{\text{HLDK}}$			I/O/I	HOLD input
PT0-PT7	I	Input port with 8-bit comparator	—	

Remark All port pins become input ports after $\overline{\text{RESET}}$ returns high.
 When using P13/ $\overline{\text{INTP2}}/\overline{\text{INTAK}}$ as an $\overline{\text{INTAK}}$ pin, be sure to pull up the pin to avoid a malfunction of external-interrupt controller after $\overline{\text{RESET}}$ returns high.

PINS OTHER THAN PORTS (μ PD70320, μ PD70322, μ PD70325, μ PD70327, μ PD79011)

Pin Name	Input/Output	Function
TXD0	Output	Serial data output
TXD1		
RXD0	Input	Serial data input
RXD1		
$\overline{\text{CTS0}}$	Input & output	CTS input in asynchronous mode, receive clock input/output in I/O interface mode
$\overline{\text{CTS1}}$	Input	CTS input
$\overline{\text{REFRQ}}$	Output	DRAM refresh pulse output
V_{TH}	Input	Comparator reference voltage input
$\overline{\text{RESET}}$		RESET signal input
$\overline{\text{EA}}$		Input used to set ROM-less Mode
X1		Used to connect crystal for oscillating system clock. External clock is entered by entering reverse phase clock to both X1 and X2 pins.
X2		
D0 to D7	Input & output	8-bit data bus
A0 to A19	Output	20-bit address output
$\overline{\text{MREQ}}$		Output used to indicate that memory bus cycle has been started
$\overline{\text{MSTB}}$		Memory read/memory write strobe output
$\overline{\text{R/W}}$		Read cycle/write cycle ID signal output
$\overline{\text{IOSTB}}$		I/O read/I/O write strobe output
V_{DD}		Positive power supply pins. Both pins should be connected.
GND		GND pins. Both pins should be connected.
IC		Internal connect. This pin should be connected at "H" level via a pull-up resistor from outside.

PINS OTHER THAN PORTS (μ PD70330, μ PD70332, μ PD70335, μ PD70337, μ PD79021)

Pin Name	I/O	Function
TxD0	O	Serial data output
TxD1		
RxD0	I	Serial data input
RxD1		
$\overline{\text{CTS0}}$	I/O	CTS input in asynchronous mode. Receive clock input/output in I/O interface mode.
$\overline{\text{CTS1}}$	I	CTS input
$\overline{\text{REFRQ}}$	O	DRAM refresh pulse output
V_{TH}	I	Comparator reference voltage input
$\overline{\text{RESET}}$		Reset signal input
$\overline{\text{EA}}$		Input to set ROM less mode
X1		Crystal connection pins for system clock oscillator. External clock is input with opposing phases to the X1 and X2 pins.
X2		
D0–D15	I/O	8-bit data bus
A0	O	Select low-order memory bank.
$\overline{\text{UBE}}$		Select high-order memory bank.
A1–A19		Output 19-bit address
$\overline{\text{MREQ}}$		Output indicating that memory bus cycle is started.
$\overline{\text{MSTB}}$		Memory read or memory write strobe output.
$\overline{\text{R/W}}$		Read or write cycle identification signal output.
$\overline{\text{IOSTB}}$		I/O read or I/O write strobe output.
V_{DD}		Positive power supply pin. Connect both the V_{DD} pins.
GND		GND pin. Connect both the GND pins.
IC		Internal connect. Fix to the high level via pull-up resistor from external.

2. INSTRUCTION SET

2.1 ADDITIONAL INSTRUCTIONS TO THE μ PD70108/ μ PD70116

(1) Conditional branch instruction

- BTCLR: Special function register bit test instruction
When BTCLR is executed, the target special function register bit is cleared if the bit is set to 1, and a branch is made to short-label described in the operand. If the bit is set to 0, the next instruction is executed. PSW does not change.

(Description format)

Mnemonic	Operand		
	Special function register address	Special function register bit	Branch destination
BTCLR	sfr	imm3	short-label

(2) Interrupt instructions

- RETRBI: Register bank return instruction
The RETRBI instruction is used to return from the interrupt service routine using the register bank switching function. It cannot be used to return from a vectored interrupt.

(Description format)

Mnemonic	Operand
RETRBI	None

- FINT: Instruction to inform the interrupt controller that interrupt service terminates
If an interrupt other than NMI, INT, or software interrupt is used, execute the FINT instruction before a return instruction from the interrupt. Do not use the FINT instruction in NMI, INT, or software interrupts.

(Description format)

Mnemonic	Operand
FINT	None

(3) CPU instruction

- **STOP:** Transition instruction to the STOP state

(Description format)

Mnemonic	Operand
STOP	None

(4) Register bank change instruction

BRKCS: Register bank change instruction

The current register bank is changed to the register bank indicated by the contents of the low-order three bits of the 16-bit register described in the operand. A branch is taken to the address obtained from PS prestored in the new register bank and vector PC. To return from the new register bank, use the RETRBI instruction.

(Description format)

Mnemonic	Operand
BRKCS	reg16

TSKSW: Register bank change instruction

The current register bank is changed to the register bank indicated by the contents of the three bits of the 16-bit register described in the operand. A branch is taken to the address obtained from PS prestored in the new register bank and the PC save area.

(Description format)

Mnemonic	Operand
TSKSW	reg16

(5) Data transfer instructions

MOVSPA: SS and SP transfer instruction

The SS and SP values before register banks are changed are transferred to SS and SP in the new register bank indicated.

(Description format)

Mnemonic	Operand
MOVSPA	None

MOVSPB: SS and SP transfer instruction

The SS and SP values in the current register bank are transferred to SS and SP in the new register bank indicated by the contents of the low-order three bits of the 16-bit register described in the operand.

(Description format)

Mnemonic	Operand
MOVSPB	reg16

(6) Mode change instructions

- o BRKS Change to S mode instruction
(only for μ PD70327, 70337)

Switches the operation mode to S mode and generates a vectored interrupt.

The RETI instruction is used to return from the instruction (returns to operating mode prior to execution of the BRKS instruction).

(Descriptive format)

Mnemonic	Operand
BRKS	imm8 (\neq 3)

- o BRKN Change to N mode instruction
(only for μ PD70327, 70337)

Switches the operating mode to N mode and generates a vectored interrupt.

The RETI instruction is used to return from the instruction (returns to operating mode prior to execution of the BRKN instruction).

(Descriptive format)

Mnemonic	Operand
BRKN	imm8 (\neq 3)

When the following instructions of the μ PD70108/ μ PD70116 instruction set are used note the following:

- Input/output: instruction primitive input/output instruction
If the PSW $\overline{\text{IBRK}}$ flag is reset to 0, the instruction is not executed and an interrupt occurs. To use the input/output instruction, set the $\overline{\text{IBRK}}$ flag to 1.
- FPO instruction: The instruction is not executed and an interrupt occurs.

2.2 INSTRUCTION SET OPERATION

Table 2-1 Operand Identifier

Identifier	Description
reg	8/16-bit general-purpose register
reg8	8-bit general-purpose register
reg16	16-bit general-purpose register
dmem	8/16-bit memory location
mem	8/16-bit memory location
mem8	8-bit memory location
mem16	16-bit memory location
mem32	32-bit memory location
sfr	8-bit special function register location
imm	Constant in the range of 0-FFFFH
imm3	Constant in the range of 0-7
imm4	Constant in the range of 0-FH
imm8	Constant in the range of 0-FFH
imm16	Constant in the range of 0-FFFFH
acc	Register AW or AL
sreg	Segment register
src-table	256-byte translation table name
src-block	Name of block addressed in register IX
dst-block	Name of block addressed in register IY
near-proc	Procedure in the current program segment
far-proc	Procedure in another program segment
near-label	Label in the current program segment
short-label	Label in the range of -128 to +127 bytes from the instruction end
far-label	Label in another program segment
memptr16	Word containing location offset in the current program segment to which control is to be transferred
memptr32	Double-word containing the segment base address and location offset in another program segment to which control is to be transferred
regptr16	16-bit general-purpose register containing location offset in another program segment to which control is to be transferred
pop-value	Number of bytes discarded from stack (0 to 64K, normally even-number)
fp-op	Immediate value to determine the instruction code of an external floating-point operation chip
R	Register set

Table 2-2 Operand Code Identifier

Identifier	Description
W	Word/byte field (0-1)
reg	Register field (000-111)
mem	Memory field (000-111)
mod	Mode field (00-10)
S:W	When S:W=01, data=16 bits; when S:W≠01, data 8 bits When S:W=11, the byte data sign is extended and a 16-bit operand is made
X,XXX,YYY, ZZZ	Data to determine the instruction code of an external floating-point operation chip

Table 2-3 Operation Identifier

Identifier	Description
AW	Accumulator (16 bits)
AH	Accumulator (upper byte)
AL	Accumulator (lower byte)
BW	Register BW (16 bits)
CW	Register CW (16 bits)
CL	Register CW (lower byte)
DW	Register DW (16 bits)
SP	Stack pointer (16 bits)
PC	Program counter (16 bits)
PSW	Program status word (16 bits)
IX	Index register (source) (16 bits)
IY	Index register (destination) (16 bits)
PS	Program segment register (16 bits)
DS1	Data segment 1 register (16 bits)
DS0	Data segment 0 register (16 bits)
SS	Stack segment register (16 bits)
AC	Auxiliary carry flag
CY	Carry flag
P	Parity flag
S	Sign flag
Z	Zero flag
DIR	Direction flag
IE	Interrupt enable flag

Identifier	Description
V	Overflow flag
BRK	Break flag
MD	Mode flag
(...)	Contents of memory indicated in ()
disp	Displacement (8 or 16 bits)
ext-disp8	16 bits of 8-bit displacement with extended sign
temp	Temporary register (8, 16, or 32 bits)
tmpcy	Temporary carry flag (one bit)
seg	Immediate segment data (16 bits)
offset	Immediate offset data (16 bits)
←	Transfer direction
+	Addition
-	Subtraction
×	Multiplication
/	Division
%	Modulo
^	AND
∨	OR
⊕	Exclusive OR
xxH	2-digit hexadecimal number
xxxxH	4-digit hexadecimal number

Table 2-4 Flag Operation Identifier

Identifier	Description
(blank)	No change
0	Cleared to 0
1	Set to 1
×	Set to 1 or cleared according to the result
U	Undefined
R	The previously saved value is restored

Table 2-5 Selection of 8- or 16-Bit General Purpose Register

reg	W = 0	W = 1
000	AL	AW
001	CL	CW
010	DL	DW
011	BL	BW
100	AH	SP
101	CH	BP
110	DH	IX
111	BH	IY

Table 2-6 Segment Register Selection

sreg	
00	DS1
01	PS
10	SS
11	DS0

Table 2-7 Number of Clocks for Each Memory Addressing

mem \ mod	00		01		10	
		Clocks		Clocks		Clocks
000	BW + IX	3	BW + IX + disp8	3	BW + IX + disp16	4
001	BW + IY	3	BW + IY + disp8	3	BW + IY + disp16	4
010	BP + IX	3	BP + IX + disp8	3	BP + IX + disp16	4
011	BP + IY	3	BP + IY + disp8	3	BP + IY + disp16	4
100	IX	3	IX + disp8	3	IX + disp16	4
101	IY	3	IY + disp8	3	IY + disp16	4
110	Direct address	3	BP + disp8	3	BP + disp16	4
111	BW	3	BW + disp8	3	BW + disp16	4

In memory operand, the number of clocks varies depending on the addressing mode. Apply the numeric values listed in Table 2-8 to those written as "EA" in the list of the number of clocks.

"T" denotes the number of wait states. Apply any number of wait states from 0 (no wait).

The instruction fetch cycle is not counted as the number of clocks.

There are some branch instructions for which such description as the example below is provided.

The description indicates as follows:

Example 15/8 15: the number of clock cycles when branched
 8: the number of clock cycles when not branched

2.8 INSTRUCTION SET TABLE





Group	Mnemonic	Operand	Operation Code										Number of bytes	Operation	Flags														
			7	6	5	4	3	2	1	0	7	6			5	4	3	2	1	0	AC	CY	V	P	S	Z			
Data transfer	MOV	reg, reg	1	0	0	0	1	0	1	W	1	1	reg	reg	2	reg ← reg													
		mem, reg	1	0	0	0	1	0	0	W	mod	reg	mem	mem	2-4	(mem) ← reg													
		reg, mem	1	0	0	0	1	0	1	W	mod	reg	mem	mem	2-4	reg ← (mem)													
		mem, imm	1	1	0	0	0	1	1	W	mod	0	0	0	mem	3-6	(mem) ← imm												
		reg, imm	1	0	1	1	W	reg							2-3	reg ← imm													
		acc, dmem	1	0	1	0	0	0	0	W						3	When W=0, AL ← (dmem) When W=1, AH ← (dmem+1), AL ← (dmem)												
		dmem, acc	1	0	1	0	0	0	1	W						3	When W=0, (dmem) ← AL When W=1, (dmem+1) ← AH, (dem) ← AL												
		sreg, reg16	1	0	0	0	1	1	0	1	1	0	1	1	0	sreg	reg	2	sreg ← reg16 sreg: SS, DS0, DS1										
		sreg, mem16	1	0	0	0	1	1	1	0	mod	0	sreg	mem	2-4	sreg ← (mem16) sreg: SS, DS0, DS1													
		reg16, sreg	1	0	0	0	1	1	0	0	1	1	0	sreg	reg	2	reg16 ← sreg												
LDEA	TRANS	mem16, sreg	1	0	0	0	1	1	0	0	mod	0	sreg	mem	2-4	(mem16) ← sreg													
		DS0, reg16, mem32	1	1	0	0	0	1	0	1	mod	reg	mem	mem	2-4	reg16 ← (mem32) DS0 ← (mem32+2)													
		DS1, reg16, mem32	1	1	0	0	0	1	0	0	mod	reg	mem	mem	2-4	reg16 ← (mem32) DS1 ← (mem32+2)													
		AH, PSW	1	0	0	1	1	1	1	1						1	AH ← S, Z, F1, AC, F0, P, IBRK, CY												
		PSW, AH	1	0	0	1	1	1	1	0						1	S, Z, F1, AC, F0, P, IBRK, CY ← AH												
		reg16, mem16	1	0	0	0	1	1	0	1	mod	reg	mem	mem	2-4	reg16 ← mem16													
		src-table	1	1	0	1	0	1	1	1						1	AL ← (BW+AL)												
		reg, reg	1	0	0	0	1	1	W	1	1	reg	reg	2	reg ↔ reg														
		mem, reg	1	0	0	0	1	1	W	mod	reg	mem	mem	2-4	(mem) ↔ reg														
		reg16, AW	1	0	0	1	0	reg							1	AW ↔ reg16													
MOVSPA	Note		0	0	0	1	1	1	1	0	0	1	0	0	1	0	1	2	SS and SP of the new register bank ← SS and SP of the old register bank										
		reg16	1	1	1	1	1	reg							3	SS and SP of the new register bank by reg16 ← SS and SP of the old register													

Note New added instruction from the //PD70108/70116

Group	Mnemonic	Operand	Operation Code										Number of bytes	Operation	Flags												
			7	6	5	4	3	2	1	0	7	6			5	4	3	2	1	0	AC	CY	V	P	S	Z	
Primitive block transfer	STM	dst-block	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	1	When W=0, (IY) ← AL DIR=0: IY ← IY+1; DIR=1: IY ← IY-1								
			0	0	0	0	1	1	1	1	0	0	1	1	0	0	0		1	When W=1 (IY+1, IY) ← AW DIR=0: IY ← IY+2; DIR=1: IY ← IY-2							
Bit field operation	INS	reg8, reg8	0	0	0	0	1	1	1	1	0	0	1	1	0	0	0	1	3	16-bit field ← AW							
		reg8, imm4	1	1	0	0	0	0	1	1	1	1	0	0	1	1	0	0	1	4	16-bit field ← AW						
Input/output	EXT	reg8, reg8	0	0	0	0	1	1	1	1	0	0	1	1	0	0	1	1	3	AW ← 16-bit field							
		reg8, imm4	1	1	0	0	0	0	1	1	1	1	0	0	1	1	0	1	1	4	AW ← 16-bit field						
Input/output	IN	acc, imm8	1	1	1	0	0	1	0	1	0	1	0	1	0	1	1	0	1	2	When W=0, AL ← (imm8) When W=1, AH ← (imm8+1), AL ← (imm8)						
		acc, DW	1	1	1	0	1	1	0	1	1	0	1	0	1	1	0	1	1	1	When W=0, AL ← (DW) When W=1, AH ← (DW+1), AL ← (DW)						
Primitive input/output	OUT	imm8, acc	1	1	1	0	0	1	1	0	1	1	0	1	1	0	1	1	2	When W=0, (imm8) ← AL When W=1, (imm8+1) ← AH, (imm8) ← AL							
		DW, acc	1	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	When W=0, (DW) ← AL When W=1, (DW+1) ← AH, (DW) ← AL						
Primitive input/output	INM	dst-block, DW	0	1	1	0	1	1	0	1	1	0	1	0	1	1	0	1	1	When W=0, (IY) ← (DW) DIR=0: IY ← IY+1; DIR=1: IY ← IY-1							
		DW, src-block	0	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	When W=0, (DW) ← (IX) DIR=0: IX ← IX+1; DIR=1: IX ← IX-1						
Primitive input/output	OUTM	DW, src-block	0	1	1	0	1	1	1	0	1	1	1	0	1	1	1	0	1	1	When W=1, (DW+1, DW) ← (IX+1, IX) DIR=0: IX ← IX+2; DIR=1: IX ← IX-2						

Note When $\overline{IBRK}=0$, a software interrupt automatically occurs, and the instruction is not executed.

Group	Mnemonic	Operand	Operation Code										Number of bytes	Operation	Flags												
			7	6	5	4	3	2	1	0	7	6			5	4	3	2	1	0	AC	CY	V	P	S	Z	
Addition and subtraction	ADD	reg, reg	0	0	0	0	0	1	W	1	1	reg	reg	2	reg ← reg+reg	x	x	x	x	x	x	x	x	x	x		
		mem, reg	0	0	0	0	0	0	W	mod	reg	mem	mem	2-4	(mem) ← (mem)+reg	x	x	x	x	x	x	x	x	x	x		
		reg, mem	0	0	0	0	0	0	1	W	mod	reg	mem	mem	2-4	reg ← reg+(mem)	x	x	x	x	x	x	x	x	x	x	
		reg, imm	1	0	0	0	0	1	W	1	1	0	0	reg	3-4	reg ← reg+imm	x	x	x	x	x	x	x	x	x	x	
		mem, imm	1	0	0	0	0	0	S	W	mod	0	0	0	mem	3-6	(mem) ← (mem)+imm	x	x	x	x	x	x	x	x	x	x
		acc, imm	0	0	0	0	0	1	0	W					2-3	When W=0, AL ← AL+imm When W=1, AW ← AW+imm	x	x	x	x	x	x	x	x	x	x	
		reg, reg	0	0	0	1	0	0	1	W	1	1	reg	reg	2	reg ← reg+reg+CY	x	x	x	x	x	x	x	x	x	x	
		mem, reg	0	0	0	1	0	0	0	W	mod	reg	mem	mem	2-4	(mem) ← (mem)+reg+CY	x	x	x	x	x	x	x	x	x	x	
		reg, mem	0	0	0	1	0	0	1	W	mod	reg	mem	mem	2-4	reg ← reg+(mem)+CY	x	x	x	x	x	x	x	x	x	x	
		reg, imm	1	0	0	0	0	0	S	W	1	1	0	1	0	reg	3-4	reg ← reg+imm+CY	x	x	x	x	x	x	x	x	x
	ADDC	mem, imm	1	0	0	0	0	S	W	mod	0	1	0	mem	3-6	(mem) ← (mem)+imm+CY	x	x	x	x	x	x	x	x	x	x	
		acc, imm	0	0	0	1	0	1	0	W					2-3	When W=0, AL ← AL+imm+CY When W=1, AW ← AW+imm+CY	x	x	x	x	x	x	x	x	x	x	
		reg, reg	0	0	1	0	1	0	1	W	1	1	reg	reg	2	reg ← reg-reg	x	x	x	x	x	x	x	x	x	x	
		mem, reg	0	0	1	0	1	0	0	W	mod	reg	mem	mem	2-4	(mem) ← (mem)-reg	x	x	x	x	x	x	x	x	x	x	
		reg, mem	0	0	1	0	1	0	1	W	mod	reg	mem	mem	2-4	reg ← reg-(mem)	x	x	x	x	x	x	x	x	x	x	
		reg, imm	1	0	0	0	0	S	W	1	1	0	1	0	reg	3-4	reg ← reg-imm	x	x	x	x	x	x	x	x	x	x
		mem, imm	1	0	0	0	0	S	W	mod	1	0	1	mem	3-6	(mem) ← (mem)-imm	x	x	x	x	x	x	x	x	x	x	
		acc, imm	0	0	1	0	1	1	0	W					2-3	When W=0, AL ← AL-imm When W=1, AW ← AW-imm	x	x	x	x	x	x	x	x	x	x	
		reg, reg	0	0	0	1	1	0	1	W	1	1	reg	reg	2	reg ← reg-reg-CY	x	x	x	x	x	x	x	x	x	x	
		mem, reg	0	0	0	1	1	0	0	W	mod	reg	mem	mem	2-4	(mem) ← (mem)-reg-CY	x	x	x	x	x	x	x	x	x	x	
	SUBC	reg, mem	0	0	0	1	1	0	1	W	mod	reg	mem	mem	2-4	reg ← reg-(mem)-CY	x	x	x	x	x	x	x	x	x	x	
		reg, imm	1	0	0	0	0	S	W	1	1	0	1	1	reg	3-4	reg ← reg-imm-CY	x	x	x	x	x	x	x	x	x	x
		mem, imm	1	0	0	0	0	S	W	mod	0	1	1	mem	3-6	(mem) ← (mem)-imm-CY	x	x	x	x	x	x	x	x	x	x	
		acc, imm	0	0	0	1	1	1	0	W					2-3	When W=0, AL ← AL-imm-CY When W=1, AW ← AW-imm-CY	x	x	x	x	x	x	x	x	x	x	

Group	Mnemonic	Operand	Operation Code										Number of bytes	Operation	Flags																		
			7	6	5	4	3	2	1	0	7	6			5	4	3	2	1	0	AC	CY	V	P	S	Z							
BCD operation	ADD4S		0	0	0	0	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0	2	dst BCD string ← dst BCD string + src BCD string	Note	U	x	U	U	U	x			
	SUB4S		0	0	0	0	1	1	1	1	0	0	1	0	0	0	1	0	0	0	0	2	dst BCD string ← dst BCD string - src BCD string	Note	U	x	U	U	U	U	x		
	CMP4S		0	0	0	0	1	1	1	1	0	0	1	0	0	1	1	0	0	0	0	2	dst BCD string - src BCD string	Note	U	x	U	U	U	U	x		
Increment and decrement	ROL4	reg8	0	0	0	0	1	1	1	1	0	0	1	0	1	0	0	0	0	0	0	3											
		mem8	0	0	0	0	1	1	1	1	0	0	1	0	1	0	0	0	0	0	0	3-5											
		reg8	0	0	0	0	1	1	1	1	0	0	1	0	1	0	1	0	1	0	1	0	3										
		mem8	0	0	0	0	1	1	1	1	0	0	1	0	1	0	1	0	1	0	1	0	3-5										
Increment and decrement	INC	reg8	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	2	reg8 ← reg8+1		x		x	x	x	x	x		
		mem	1	1	1	1	1	1	1	1	W	mod	0	0	0	0	0	0	0	0	0	0	0	2-4	(mem) ← (mem)+1		x		x	x	x	x	
	DEC	reg8	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	reg8 ← reg8-1		x		x	x	x	x	x		
		mem	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	2	reg8 ← reg8-1		x		x	x	x	x	x	
	DEC	mem	1	1	1	1	1	1	1	1	W	mod	0	0	0	0	0	0	0	0	0	0	0	2-4	(mem) ← (mem) - 1		x		x	x	x	x	x
		reg16	0	1	0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	1	reg16 ← reg16-1		x		x	x	x	x	x	

n: Half of the number of BCD digits

Note The number of BCD digits is specified in the CL register. CL can be set in the range of 1 to 254.

Group	Mnemonic	Operand	Operation Code										Number of bytes	Operation	Flags										
			7	6	5	4	3	2	1	0	7	6			5	4	3	2	1	0	AC	CY	V	P	S
Multipli- cation	MULU	reg8	1	1	1	1	0	1	1	0	1	1	1	0	0	reg	2	AW ← AL × reg8 AH=0 CY ← 0, V ← 0 AH≠0: CY ← 1, V ← 1	U	x	x	U	U	U	
		mem8	1	1	1	1	0	1	1	0	mod	1	0	0	mem	2-4	AW ← AL × (mem8) AH=0 CY ← 0, V ← 0 AH≠0: CY ← 1, V ← 1	U	x	x	U	U	U		
		reg16	1	1	1	1	0	1	1	1	1	1	1	1	0	0	reg	2	DW, AW ← AW × reg16 DW=0 CY ← 0, V ← 0 DW=1: CY ← 1, V ← 1	U	x	x	U	U	U
		mem16	1	1	1	1	0	1	1	1	1	mod	1	0	0	mem	2-4	DW, AW ← AW × (mem16) DW=0 CY ← 0, V ← 0 DW=1: CY ← 1, V ← 1	U	x	x	U	U	U	
		reg8	1	1	1	1	0	1	1	0	1	1	1	0	1	reg	2	AW ← AL × reg8 AH=AL sign extension: CY ← 0, V ← 0 AH≠AL sign extension: CY ← 1, V ← 1	U	x	x	U	U	U	
		mem8	1	1	1	1	0	1	1	0	mod	1	0	1	mem	2-4	AW ← AL × (mem8) AH=AL sign extension: CY ← 0, V ← 0 AH≠AL sign extension: CY ← 1, V ← 1	U	x	x	U	U	U		
	MUL	reg16	1	1	1	1	0	1	1	1	1	1	1	0	1	reg	2	DW, AW ← AW × reg16 DW=AW sign extension: CY ← 0, V ← 0 DW≠AW sign extension: CY ← 1, V ← 1	U	x	x	U	U	U	
		mem16	1	1	1	1	0	1	1	1	mod	1	0	1	mem	2-4	DW, AW ← AW × (mem16) DW=AW sign extension: CY ← 0, V ← 0 DW≠AW sign extension: CY ← 1, V ← 1	U	x	x	U	U	U		
		reg16 (reg16) Note imm8	0	1	1	0	1	0	1	1	1	1	reg	reg	3	reg16 ← reg16 × imm8 Product ≤ 16 bits: CY ← 0, V ← 0 Product > 16 bits: CY ← 1, V ← 1	U	x	x	U	U	U			
		reg16, mem16 imm8	0	1	1	0	1	0	1	1	mod	reg	mem	3-5	reg16 ← (mem16) × imm8 Product ≤ 16 bits: CY ← 0, V ← 0 Product > 16 bits: CY ← 1, V ← 1	U	x	x	U	U	U				
		reg16, (reg16) Note, imm8	0	1	1	0	1	0	0	1	1	1	reg	reg	4	reg16 ← reg16 × imm16 Product ≤ 16 bits: CY ← 0, V ← 0 Product > 16 bits: CY ← 1, V ← 1	U	x	x	U	U	U			
		reg16, mem16, imm8	0	1	1	0	1	0	0	1	mod	reg	mem	4-6	reg16 ← (mem16) × imm16 Product ≤ 16 bits: CY ← 0, V ← 0 Product > 16 bits: CY ← 1, V ← 1	U	x	x	U	U	U				

Note The second operand may be omitted. If it is omitted, the same register as the first operand is assumed to be specified.

Group	Mnemonic	Operand	Operation Code		Number of bytes	Operation	Flags					
			7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0			AC	CY	V	P	S	Z
Unsigned division	DIVU	reg8	1 1 1 1 0 1 1 0	1 1 1 1 1 0 reg	2	temp ← AW When temp + reg8 ≤ FFH, AH ← temp%reg8, AL ← temp + reg8 When temp + reg8 > FFH, (SP-1, SP-2) ← PSW, (SP-3, SP-4) ← PS (SP-5, SP-6) ← PC, SP ← SP-6 IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	U	U	U	U	U	U
			1 1 1 1 0 1 1 0	mod 1 1 0 mem	2-4	temp ← AW When temp + (mem8) ≤ FFH, AH ← temp%(mem8), AL ← temp + (mem8) When temp + (mem8) > FFH, (SP-1, SP-2) ← PSW, (SP-3, SP-4) ← PS (SP-5, SP-6) ← PC, SP ← SP-6 IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	U	U	U	U	U	U
		mem16	1 1 1 1 0 1 1 1	1 1 1 1 1 0 reg	2	temp ← DW, AW When temp + reg16 ≤ FFFFH, DW ← temp%reg16, AW ← temp + reg16 When temp + reg16 > FFFFH, (SP-1, SP-2) ← PSW, (SP-3, SP-4) ← PS (SP-5, SP-6) ← PC, SP ← SP-6 IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	U	U	U	U	U	U
			1 1 1 1 0 1 1 1	mod 1 1 0 mem	2-4	temp ← DW, AW When temp + (mem16) ≤ FFFFH, DW ← temp%(mem16), AW ← temp + (mem16) When temp + (mem16) > FFFFH, (SP-1, SP-2) ← PSW, (SP-3, SP-4) ← PS (SP-5, SP-6) ← PC, SP ← SP-6 IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	U	U	U	U	U	U

Group	Mnemonic	Operand	Operation Code										Number of bytes	Operation	Flags																			
			7	6	5	4	3	2	1	0	7	6			5	4	3	2	1	0	mem	reg	AC	CY	V	P	S	Z						
Signed division	DIV	reg8	1	1	1	1	0	1	1	0	1	1	0	1	1	1	1	0	2	temp ← AW When temp + reg8 > 0 and temp + reg8 ≤ 7FH or temp + reg8 < 0 and temp + reg8 > 0-7FH-1, AH ← temp%reg8, AL ← temp + reg8 or temp + reg8 > 0 and temp + reg8 > 7FH or temp + reg8 > 0 and temp + reg8 > 0-7FH-1, (SP-1, SP-2) ← PSW, (SP-3, SP-4) ← PS (SP-5, SP-6) ← PC, SP ← SP-6 IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	U	U	U	U	U	U	U	U	U	U	U	U	U	U
			1	1	1	1	0	1	1	0	1	1	0	1	1	1	1	0	2-4	temp ← AW When temp + (mem8) > 0 and temp + (mem8) ≤ 7FH or temp + (mem8) < 0 and temp + (mem8) > 0-7FH-1, AH ← temp%(mem8), AL ← temp + (mem8) or temp + (mem8) > 0 and temp + (mem8) > 7FH or temp + (mem8) > 0-7FH-1, (SP-1, SP-2) ← PSW, (SP-3, SP-4) ← PS (SP-5, SP-6) ← PC, SP ← SP-6 IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	U	U	U	U	U	U	U	U	U	U	U	U	U	U
		reg16	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	2	temp ← DW, AW When temp + reg16 > 0 and temp + reg16 ≤ 7FFFH or temp + reg16 < 0 and temp + reg16 > 0-7FFFH-1, DW ← temp%reg16, AW ← temp + reg16 or temp + reg16 > 0 and temp + reg16 > 7FFFH or temp + reg16 > 0-7FFFH-1, (SP-1, SP-2) ← PSW, (SP-3, SP-4) ← PS (SP-5, SP-6) ← PC, SP ← SP-6 IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	U	U	U	U	U	U	U	U	U	U	U	U	U	U
		mem16	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	2-4	temp ← DW, AW When temp + (mem16) > 0 and temp + (mem16) ≤ 7FFFH or temp + (mem16) < 0 and temp + (mem16) > 0-7FFFH-1, DW ← temp%(mem16), AW ← temp + (mem16) or temp + (mem16) > 0 and temp + (mem16) > 7FFFH or temp + (mem16) > 0-7FFFH-1, (SP-1, SP-2) ← PSW, (SP-3, SP-4) ← PS (SP-5, SP-6) ← PC, SP ← SP-6 IE ← 0, BRK ← 0, PS ← (3, 2), PC ← (1, 0)	U	U	U	U	U	U	U	U	U	U	U	U	U	U

Group	Mnemonic	Operand	Operation Code										Number of bytes	Operation	Flags													
			7	6	5	4	3	2	1	0	7	6			5	4	3	2	1	0	AC	CY	V	P	S	Z		
Logical operation	TEST	reg, reg	1	0	0	0	1	0	W	1	1	reg	reg	2	reg \wedge reg	U	0	0	0	0	0	0	0	0	0			
		mem, reg reg, mem	1	0	0	0	1	0	W	mod	reg	mem	2-4	(mem) \wedge reg	U	0	0	0	0	0	0	0	0	0				
		reg, imm	1	1	1	1	0	1	1	W	1	1	0	0	0	reg	3-4	reg \wedge imm	U	0	0	0	0	0	0	0		
		mem, imm	1	1	1	1	0	1	1	W	mod	0	0	0	0	mem	3-6	(mem) \wedge imm	U	0	0	0	0	0	0	0		
		acc, imm	1	0	1	0	1	0	0	W				2-3	When W=0, AL \wedge imm8 When W=1, AW \wedge imm16	U	0	0	0	0	0	0	0	0	0			
	AND	reg, reg	0	0	1	0	0	0	1	W	1	1	reg	reg	2	reg \leftarrow reg \wedge reg	U	0	0	0	0	0	0	0	0	0		
		mem, reg	0	0	1	0	0	0	0	W	mod	reg	mem	2-4	(mem) \leftarrow (mem) \wedge reg	U	0	0	0	0	0	0	0	0	0			
		reg, mem	0	0	1	0	0	0	1	W	mod	reg	mem	2-4	reg \leftarrow reg \wedge (mem)	U	0	0	0	0	0	0	0	0	0			
		reg, imm	1	0	0	0	0	0	0	W	1	1	1	0	0	reg	3-4	reg \leftarrow reg \wedge imm	U	0	0	0	0	0	0	0	0	0
		mem, imm	1	0	0	0	0	0	0	W	mod	1	0	0	0	mem	3-6	(mem) \leftarrow (mem) \wedge imm	U	0	0	0	0	0	0	0	0	0
OR	OR	acc, imm	0	0	1	0	0	1	0	W				2-3	When W=0, AL \leftarrow AL \wedge imm8 When W=1, AW \leftarrow AW \wedge imm16	U	0	0	0	0	0	0	0	0	0			
		reg, reg	0	0	0	0	1	0	1	W	1	1	reg	reg	2	reg \leftarrow reg \vee reg	U	0	0	0	0	0	0	0	0	0		
		mem, reg	0	0	0	0	1	0	0	W	mod	reg	mem	2-4	(mem) \leftarrow (mem) \vee reg	U	0	0	0	0	0	0	0	0	0			
		reg, mem	0	0	0	0	1	0	1	W	mod	reg	mem	2-4	reg \leftarrow rev \vee (mem)	U	0	0	0	0	0	0	0	0	0			
		reg, imm	1	0	0	0	0	0	0	W	1	1	0	0	1	reg	3-4	reg \leftarrow reg \vee imm	U	0	0	0	0	0	0	0	0	0
	XOR	mem, imm	1	0	0	0	0	0	0	W	mod	0	0	0	1	mem	3-6	(mem) \leftarrow (mem) \vee imm	U	0	0	0	0	0	0	0	0	0
		acc, imm	0	0	0	0	1	1	0	W				2-3	When W=0, AL \leftarrow AL \vee imm8 When W=1, AW \leftarrow AW \vee imm16	U	0	0	0	0	0	0	0	0	0			
		reg, reg	0	0	1	1	0	0	1	W	1	1	reg	reg	2	reg \leftarrow reg \vee reg	U	0	0	0	0	0	0	0	0	0		
		mem, reg	0	0	1	1	0	0	0	W	mod	reg	mem	2-4	(mem) \leftarrow (mem) \vee reg	U	0	0	0	0	0	0	0	0	0			
		reg, mem	0	0	1	1	0	0	1	W	mod	reg	mem	2-4	reg \leftarrow reg \vee (mem)	U	0	0	0	0	0	0	0	0	0			
Logical operation	XOR	reg, imm	1	0	0	0	0	0	0	W	1	1	1	1	0	reg	3-4	reg \leftarrow reg \vee (imm)	U	0	0	0	0	0	0	0	0	0
		mem, imm	1	0	0	0	0	0	0	W	mod	1	1	0	0	mem	3-6	(mem) \leftarrow (mem) \vee imm	U	0	0	0	0	0	0	0	0	0
		acc, imm	0	0	1	1	0	1	0	W				2-3	When W=0, AL \leftarrow AL \vee imm8 When W=1, AW \leftarrow AW \vee imm16	U	0	0	0	0	0	0	0	0	0			
		reg, reg	0	0	1	1	0	0	1	W	1	1	reg	reg	2	reg \leftarrow reg \vee reg	U	0	0	0	0	0	0	0	0	0		
		mem, reg	0	0	1	1	0	0	0	W	mod	reg	mem	2-4	(mem) \leftarrow (mem) \vee reg	U	0	0	0	0	0	0	0	0	0			
	XOR	reg, mem	0	0	1	1	0	0	1	W	mod	reg	mem	2-4	reg \leftarrow reg \vee (mem)	U	0	0	0	0	0	0	0	0	0			
		reg, imm	1	0	0	0	0	0	0	W	1	1	1	1	0	reg	3-4	reg \leftarrow reg \vee (imm)	U	0	0	0	0	0	0	0	0	0
		mem, imm	1	0	0	0	0	0	0	W	mod	1	1	0	0	mem	3-6	(mem) \leftarrow (mem) \vee imm	U	0	0	0	0	0	0	0	0	0
		acc, imm	0	0	1	1	0	1	0	W				2-3	When W=0, AL \leftarrow AL \vee imm8 When W=1, AW \leftarrow AW \vee imm16	U	0	0	0	0	0	0	0	0	0			
		reg, reg	0	0	1	1	0	0	1	W	1	1	reg	reg	2	reg \leftarrow reg \vee reg	U	0	0	0	0	0	0	0	0	0		

Group	Mnemonic	Operand	Operation Code										Number of bytes	Operation	Flags									
			7	6	5	4	3	2	1	0	7	6			5	4	3	2	1	0	AC	CY	V	P
Bit operation	TEST1	reg8, CL	0	0	0	1	0	0	0	0	1	1	0	0	0	reg	3	reg8 bit NO. CL=0: Z ← 1 reg8 bit NO. CL=1: Z ← 0	U	0	0	U	U	x
		mem8, CL	0	0	0	0	mod	0	0	0	0	mem	3-5	(mem8) bit NO. CL=0: Z ← 1 (mem8) bit NO. CL=1: Z ← 0	U	0	0	U	U	x				
		reg16, CL	0	0	0	1	1	0	0	0	reg	3	reg16 bit NO. CL=0: Z ← 1 reg16 bit NO. CL=1: Z ← 0	U	0	0	U	U	x					
		mem16, CL	0	0	0	1	mod	0	0	0	mem	3-5	(mem16) bit NO. CL=0: Z ← 1 (mem16) bit NO. CL=1: Z ← 0	U	0	0	U	U	x					
		reg8, imm3	1	0	0	0	1	1	0	0	0	reg	4	reg8 bit NO. imm3=0: Z ← 1 reg8 bit NO. imm3=1: Z ← 0	U	0	0	U	U	x				
		mem8, imm3	1	0	0	0	mod	0	0	0	mem	4-6	(mem8) bit NO. imm3=0: Z ← 1 (mem8) bit NO. imm3=1: Z ← 0	U	0	0	U	U	x					
		reg16, imm4	1	0	0	1	1	0	0	0	reg	4	reg16 bit NO. imm4=0: Z ← 1 reg16 bit NO. imm4=1: Z ← 0	U	0	0	U	U	x					
		mem16, imm4	1	0	0	1	mod	0	0	0	mem	4-6	(mem16) bit NO. imm4=0: Z ← 1 (mem16) bit NO. imm4=1: Z ← 0	U	0	0	U	U	x					
		reg8, CL	0	1	1	0	1	1	0	0	0	reg	3	reg 8 bit NO. CL ← reg8 bit NO. CL										
		mem8, CL	0	1	1	0	mod	0	0	0	mem	3-5	(mem8) bit NO. CL ← (mem8) bit NO. CL											
		reg16, CL	0	1	1	1	1	0	0	0	reg	3	reg 16 bit NO. CL ← reg16 bit NO. CL											
		mem16, CL	0	1	1	1	mod	0	0	0	mem	3-5	(mem16) bit NO. CL ← (mem16) bit NO. CL											
		reg8, imm3	1	1	1	0	1	1	0	0	0	reg	4	reg 8 bit NO. imm3 ← reg8 bit NO. imm3										
		mem8, imm3	1	1	1	0	mod	0	0	0	mem	4-6	(mem8) bit NO. imm3 ← (mem8) bit NO. imm3											
reg16, imm4	1	1	1	1	1	0	0	0	reg	4	reg 16 bit NO. imm3 ← reg16 bit NO. imm4													
mem16, imm4	1	1	1	1	mod	0	0	0	mem	4-6	(mem16) bit NO. imm3 ← (mem16) bit NO. imm4													

Note First byte = 0FH

Second byte Note Third byte Note

NOT1	CY	1 1 1 1 0 1 0 1	1	CY ← CY	x
------	----	-----------------	---	---------	---

Group	Mnemonic	Operand	Operation Code										Number of bytes	Operation	Flags											
			7	6	5	4	3	2	1	0	7	6			5	4	3	2	1	0	AC	CY	V	P	S	Z
Shift	SHL	reg, 1	1	1	0	1	0	0	0	W	1	1	1	1	0	0	reg	2	CY ← reg MSB, reg ← reg × reg2 When reg MSB=CX, V ← 1 When reg MSB=CX, V ← 0	U	x	x	x	x	x	x
		mem, 1	1	1	0	1	0	0	0	W	mod	1	0	0	mem	2 - 4	CY ← (mem) MSB, (mem) ← (mem) × 2 When (mem) MSB=CX, V ← 1 When (mem) MSB=CX, V ← 0	U	x	x	x	x	x	x		
		reg, CL	1	1	0	1	0	0	1	W	1	1	1	0	0	reg	2	While temp ← CL and temp≠0, the following operation is repeated: CY ← reg MSB, reg ← reg × 2 temp ← temp-1	U	x	U	x	x	x	x	
		mem, CL	1	1	0	1	0	0	1	W	mod	1	0	0	mem	2 - 4	While temp ← CL and temp≠0, the following operation is repeated: CY ← (mem) MSB, (mem) ← (mem) × 2 temp ← temp-1	U	x	U	x	x	x	x		
		reg, imm8	1	1	0	0	0	0	0	W	1	1	1	0	0	reg	3	While temp ← imm8, temp≠0, the following operation is repeated: CY ← reg MSB and reg ← reg × 2 temp ← temp-1	U	x	U	x	x	x	x	
		mem, imm8	1	1	0	0	0	0	0	W	mod	1	0	0	mem	3 - 5	While temp ← imm8 and temp≠0, the following operation is repeated: CY ← (mem) MSB, (mem) ← (mem) × 2 temp ← temp-1	U	x	U	x	x	x	x		

n: Shift count

Group	Mnemonic	Operand	Operation Code										Number of bytes	Operation	Flags										
			7	6	5	4	3	2	1	0	7	6			5	4	3	2	1	0	AC	CY	V	P	S
Shift	SHR	reg, 1	1	1	0	1	0	0	0	W	1	1	1	0	1	reg	2	CY ← reg LSB, reg ← reg + 2 reg MSB ← second MSB of reg: V ← 1 reg MSB ← second MSB of reg: V ← 0	U	x	x	x	x	x	x
		mem, 1	1	1	0	1	0	0	0	W	mod	1	0	1	mem	2-4	CY ← (mem) MSB, (mem) ← (mem) + 2 (mem) MSB ← second MSB of reg: V ← 1 (mem) MSB ← second MSB of reg: V ← 0	U	x	x	x	x	x	x	
		reg, CL	1	1	0	1	0	0	1	W	1	1	1	0	1	reg	2	While temp ← CL and temp ≠ 0, the following operation is repeated: CY ← reg LSB, reg ← reg + 2 temp ← temp - 1	U	x	U	x	x	x	x
		mem, CL	1	1	0	1	0	0	1	W	mod	1	0	1	mem	2-4	While temp ← CL and temp ≠ 0, the following operation is repeated: CY ← (mem) LSB, (mem) ← (mem) + 2 temp ← temp - 1	U	x	U	x	x	x	x	
		reg, imm8	1	1	0	0	0	0	0	W	1	1	1	0	1	reg	3	While temp ← imm8 and temp ≠ 0, the following operation is repeated: CY ← reg LSB, reg ← reg + 2 temp ← temp - 1	U	x	U	x	x	x	x
		mem, imm8	1	1	0	0	0	0	0	W	mod	1	0	1	mem	3-5	While temp ← imm8 and temp ≠ 0, the following operation is repeated: CY ← (mem) LSB, (mem) ← (mem) + 2 temp ← temp - 1	U	x	U	x	x	x	x	
	SHRA	reg, 1	1	1	0	1	0	0	0	W	1	1	1	1	1	reg	2	CY ← reg LSB, reg ← reg + 2, V ← 0 Operand MSB does not change.	U	x	0	x	x	x	x
		mem, 1	1	1	0	1	0	0	0	W	mod	1	1	1	1	mem	2-4	CY ← (mem) LSB, (mem) ← (mem) + 2, V ← 0 Operand MSB does not change.	U	x	0	x	x	x	x
		reg, CL	1	1	0	1	0	0	1	W	1	1	1	1	1	reg	2	While temp ← CL and temp ≠ 0, the following operation is repeated: CY ← reg LSB, reg ← reg + 2 temp ← temp - 1, operand MSB does not change.	U	x	U	x	x	x	x
		mem, CL	1	1	0	1	0	0	1	W	mod	1	1	1	1	mem	2-4	While temp ← CL and temp ≠ 0, the following operation is repeated: CY ← (mem) LSB, (mem) ← (mem) + 2 temp ← temp - 1, operand MSB does not change.	U	x	U	x	x	x	x
		reg, imm8	1	1	0	0	0	0	0	W	1	1	1	1	1	reg	3	While temp ← imm8, temp ≠ 0, the following operation is repeated: CY ← reg LSB, reg ← reg + 2 temp ← temp - 1, operand MSB does not change.	U	x	U	x	x	x	x
		mem, imm8	1	1	0	0	0	0	0	W	mod	1	1	1	1	mem	3-5	While temp ← imm8 and temp ≠ 0, the following operation is repeated: CY ← (mem) LSB, (mem) ← (mem) + 2 temp ← temp - 1, operand MSB does not change.	U	x	U	x	x	x	x

n: Shift count

Group	Mnemonic	Operand	Operation Code										Number of bytes	Operation	Flags									
			7	6	5	4	3	2	1	0	7	6			5	4	3	2	1	0	AC	CY	V	P
Rotate	ROL	reg, 1	1	1	0	1	0	0	0	W	1	1	0	0	0	reg	2	$CY \leftarrow \text{reg MSB}, \text{reg} \leftarrow \text{reg} \times \text{reg} + \text{CY}$ $\text{reg MSB} \leftarrow \text{CY}; V \leftarrow 1$ $\text{reg MSB} \leftarrow \text{CY}; V \leftarrow 0$	x	x				
		mem, 1	1	1	0	1	0	0	0	W	mod	0	0	0	0	mem	2-4	$CY \leftarrow (\text{mem}) \text{MSB}, (\text{mem}) \leftarrow (\text{mem}) \times 2 + \text{CY}$ $(\text{mem}) \text{MSB} \leftarrow \text{CY}; V \leftarrow 1$ $(\text{mem}) \text{MSB} \leftarrow \text{CY}; V \leftarrow 0$	x	x				
		reg, CL	1	1	0	1	0	0	1	W	1	1	0	0	0	reg	2	While $\text{temp} \leftarrow \text{CL}$ and $\text{temp} \neq 0$, the following operation is repeated: $\text{CY} \leftarrow \text{reg MSB}$, $\text{reg} \leftarrow \text{reg} \times 2 + \text{CY}$ $\text{temp} \leftarrow \text{temp} - 1$	x		U			
		mem, CL	1	1	0	1	0	0	1	W	mod	0	0	0	0	mem	2-4	While $\text{temp} \leftarrow \text{CL}$ and $\text{temp} \neq 0$, the following operation is repeated: $\text{CY} \leftarrow (\text{mem}) \text{MSB}$, $(\text{mem}) \leftarrow (\text{mem}) \times 2 + \text{CY}$ $\text{temp} \leftarrow \text{temp} - 1$	x		U			
		reg, imm8	1	1	0	0	0	0	0	W	1	1	0	0	0	reg	3	While $\text{temp} \leftarrow \text{imm8}$, $\text{temp} \neq 0$, the following operation is repeated: $\text{CY} \leftarrow \text{reg MSB}$, $\text{reg} \leftarrow \text{reg} \times 2 + \text{CY}$ $\text{temp} \leftarrow \text{temp} - 1$	x		U			
	ROR	mem, imm8	1	1	0	0	0	0	0	W	mod	0	0	0	0	mem	3-5	While $\text{temp} \leftarrow \text{imm8}$, $\text{temp} \neq 0$, the following operation is repeated: $\text{CY} \leftarrow (\text{mem}) \text{MSB}$, $(\text{mem}) \leftarrow (\text{mem}) \times 2 + \text{CY}$ $\text{temp} \leftarrow \text{temp} - 1$	x		U			
		reg, 1	1	1	0	1	0	0	0	W	1	1	0	0	1	reg	2	$CY \leftarrow \text{reg LSB}, \text{reg} \leftarrow \text{reg} + 2$ $\text{reg MSB} \leftarrow \text{CY}$ $\text{reg MSB} \leftarrow \text{second MSB of reg}; V \leftarrow 1$ $\text{reg MSB} \leftarrow \text{second MSB of reg}; V \leftarrow 0$	x	x				
		mem, 1	1	1	0	1	0	0	0	W	mod	0	0	0	1	mem	2-4	$CY \leftarrow (\text{mem}) \text{LSB}, (\text{mem}) \leftarrow (\text{mem}) + 2$ $(\text{mem}) \text{MSB} \leftarrow \text{CY}$ $(\text{mem}) \text{MSB} \leftarrow \text{second MSB of } (\text{mem}); V \leftarrow 1$ $(\text{mem}) \text{MSB} \leftarrow \text{second MSB of } (\text{mem}); V \leftarrow 0$	x	x				
		reg, CL	1	1	0	1	0	0	1	W	1	1	0	0	1	reg	2	While $\text{temp} \leftarrow \text{CL}$, $\text{CL} \neq 0$, the following operation is repeated: $\text{CY} \leftarrow \text{reg LSB}$, $\text{reg} \leftarrow \text{reg} + 2$ $\text{reg MSB} \leftarrow \text{CY}$ $\text{temp} \leftarrow \text{temp} - 1$	x		U			
		mem, CL	1	1	0	1	0	0	1	W	mod	0	0	0	1	mem	2-4	While $\text{temp} \leftarrow \text{CL}$, $\text{CL} \neq 0$, the following operation is repeated: $\text{CY} \leftarrow (\text{mem}) \text{LSB}$, $(\text{mem}) \leftarrow (\text{mem}) + 2$ $(\text{mem}) \text{MSB} \leftarrow \text{CY}; \text{temp} \leftarrow \text{temp} - 1$	x		U			

n: Shift count

Group	Mnemonic	Operand	Operation Code										Number of bytes	Operation	Flags												
			7	6	5	4	3	2	1	0	7	6			5	4	3	2	1	0	AC	CY	V	P	S	Z	
Rotate	ROR	reg, imm8	1	1	0	0	0	0	0	0	1	1	0	0	1	reg	3	While temp ← imm8, CL≠0, the following operation is repeated: CY ← reg LSB, reg ← reg + 2 reg MSB ← CY temp ← temp-1		x		U					
		mem, imm8	1	1	0	0	0	0	0	0	1	mod	0	0	1	mem	3-5	While temp ← imm8, CL≠0, the following operation is repeated: CY ← (mem) LSB, (mem) ← (mem) + 2 (mem) MSB ← CY temp ← temp-1		x		U					
	ROL	reg, 1	1	1	0	1	0	0	0	0	1	1	1	0	1	0	reg	2	tmpcy ← CY, CY ← reg MSB reg ← reg x 2+tmpcy reg MSB←CY: V ← 1 reg MSB←CY: V ← 0		x						
		mem, 1	1	1	0	1	0	0	0	0	1	mod	0	1	0	mem	2-4	tmpcy ← CY, CY ← (mem) MSB (mem) ← (mem) x 2+tmpcy (mem) MSB←CY: V ← 1 (mem) MSB←CY: V ← 0		x							
		reg, CL	1	1	0	1	0	0	1	1	1	0	1	0	1	0	reg	2	While temp ← CL, CL≠0, the following operation is repeated: tmpcy ← CY, CY ← reg MSB reg ← reg x 2+tmpcy temp ← temp-1		x					U	
			mem, CL	1	1	0	0	0	0	1	1	1	0	1	0	1	0	mem	2-4	While temp ← CL, CL≠0, the following operation is repeated: tmpcy ← CY, CY ← (mem) MSB (mem) ← (mem) x 2+tmpcy temp ← temp-1		x					U
		reg, imm8	1	1	0	0	0	0	0	1	1	1	0	1	0	1	0	reg	3	While temp ← imm8, CL≠0, the following operation is repeated: tmpcy ← CY, CY ← reg MSB reg ← reg x 2+tmpcy temp ← temp-1		x					U
			mem, imm8	1	1	0	0	0	0	0	1	1	1	0	1	0	1	0	mem	3-5	While temp ← imm8, CL≠0, the following operation is repeated: tmpcy ← CY, CY ← (mem) MSB (mem) ← (mem) x 2+tmpcy temp ← temp-1		x				

n: Shift count

Group	Mnemonic	Operand	Operation Code										Number of bytes	Operation	Flags									
			7	6	5	4	3	2	1	0	7	6			5	4	3	2	1	0	AC	CY	V	P
Rotate	RORC	reg, 1	1	1	0	1	0	0	0	W	1	1	0	1	1	reg	2	tmpcy ← CY, CY ← reg LSB reg ← reg + 2 reg MSB ← tmpcy reg MSB ← second MSB of reg: V ← 1 reg MSB ← second MSB of reg: V ← 0	x		x			
		mem, 1	1	1	0	1	0	0	0	W	mod	0	1	1	mem	2-4	tmpcy ← CY, CY ← (mem) LSB (mem) ← (mem) + 2 (mem) MSB ← tmpcy (mem) MSB ← second MSB of (mem): V ← 1 (mem) MSB ← second MSB of (mem): V ← 0	x		x				
		reg, CL	1	1	0	1	0	0	1	W	1	1	0	1	1	reg	2	While temp ← CL, CL ≠ 0, the following operation is repeated: tmpcy ← CY, CY ← reg LSB reg ← reg + 2 reg MSB ← tmpcy temp ← temp - 1	x					U
		mem, CL	1	1	0	1	0	0	1	W	mod	0	1	1	mem	2-4	While temp ← CL, CL ≠ 0, the following operation is repeated: tmpcy ← CY, CY ← (mem) LSB (mem) ← (mem) + 2 (mem) MSB ← tmpcy temp ← temp - 1	x					U	
		reg, imm8	1	1	0	0	0	0	W	1	1	0	1	1	reg	3	While temp ← imm8, CL ≠ 0, the following operation is repeated: tmpcy ← CY, CY ← reg LSB reg ← reg + 2 reg MSB ← tmpcy temp ← temp - 1	x					U	
		mem, imm8	1	1	0	0	0	0	W	mod	0	1	1	mem	3-5	While temp ← imm8, CL ≠ 0, the following operation is repeated: tmpcy ← CY, CY ← (mem) LSB (mem) ← (mem) + 2 (mem) MSB ← tmpcy temp ← temp - 1	x					U		

n: Shift count

Group	Mnemonic	Operand	Operation Code										Number of bytes	Operation	Flags																	
			7	6	5	4	3	2	1	0	7	6			5	4	3	2	1	0	AC	CY	V	P	S	Z						
Subroutine control	CALL	near-proc	1	1	1	0	1	0	0	0	0	0														(SP-1, SP-2) ← PC, SP ← SP-2 PC ← PC+disp						
		regptr16	1	1	1	1	1	1	1	1	1	1	1	0	1	0	1	0	reg	2	(SP-1, SP-2) ← PC, PC ← regptr16 SP ← SP-2											
		memptr16	1	1	1	1	1	1	1	1	1	1	1	mod	0	1	0	mem	2-4	(SP-1, SP-2) ← PC, SP ← SP-2 PC ← (memptr16)												
		far-proc	1	0	0	1	1	0	1	0	1	0								5	(SP-1, SP-2) ← PS, (SP-3, SP-4) ← PC SP ← SP-4 PS ← seg, PC ← offset											
		memptr32	1	1	1	1	1	1	1	1	1	1	1	mod	0	1	1	mem	2-4	(SP-1, SP-2) ← PS, (SP-3, SP-4) ← PC SP ← SP-4 PS ← (memptr32+2), PC ← (memptr32)												
		RET	1	1	0	0	0	0	1	1										1	PC ← (SP+1, SP) SP ← SP+2											
Stack operation	PUSH	pop-value	1	1	0	0	0	1	0										3	PC ← (SP+1, SP) SP ← SP+2, SP ← SP+pop-value												
		pop-value	1	1	0	0	1	0	1	0									1	PC ← (SP+1, SP) PS ← (SP+3, SP+2) SP ← SP+4												
		mem16	1	1	0	0	1	0	1	0									3	PC ← (SP+1, SP) PS ← (SP+3, SP+2) SP ← SP+4, SP ← SP+pop-value												
		reg16	1	1	1	1	1	1	1	1	1	1	mod	1	1	0	mem	2-4	(SP-1, SP-2) ← (mem16) SP ← SP-2													
		sreg	0	1	0	1	0	reg	1	(SP-1, SP-2) ← reg16 SP ← SP-2																						
		PSW	0	0	0	sreg	1	1	0	1	(SP-1, SP-2) ← sreg SP ← SP-2																					
		R	1	0	0	1	1	1	0	0									1	(SP-1, SP-2) ← PSW SP ← SP-2												
		imm	0	1	1	0	0	0	0	0	0	0							1	Push registers on the stack												
	0	1	1	0	1	0	S	0									2-3	(SP-1, SP-2) ← imm SP ← SP-2, when S=1, sign extension														

Group	Mnemonic	Operand	Operation Code							Number of bytes	Operation	Flags													
			7	6	5	4	3	2	1			0	AC	CY	V	P	S	Z							
Stack operation	POP	mem16	1	0	0	1	1	1	1	mod	0	0	0	0	mem	2-4	(mem16) ← (SP+1, SP) SP ← SP+2								
		reg16	0	1	0	1	1	reg								1	reg16 ← (SP+1, SP) SP ← SP+2								
		sreg	0	0	0	sreg	1	1	1							1	sreg ← (SP+1, SP) SP ← SP+2								
		PSW	1	0	0	1	1	0	1							1	PSW ← (SP+1, SP) SP ← SP+2								
		R	0	1	1	0	0	0	0	1						1	Pop registers from the stack								
Branch	PREPARE	imm16, imm8	1	1	0	0	1	0	0	0					4	Prepare New Stack Frame									
			1	1	0	0	1	0	0	1					1	Dispose of Stack Frame									
		near-label	1	1	1	0	1	0	0	1					3	PC ← PC+disp									
		short-label	1	1	1	0	1	0	1	1					2	PC ← PC+ext-disp8									
		regptr16	1	1	1	1	1	1	1	1	1	1	0	0	reg	2	PC ← regptr16								
Branch	DISPOSE	memptr16	1	1	1	1	1	1	1	1	1	1	1	mem	2-4	PC ← (memptr16)									
		far-label	1	1	1	0	1	0	1	0					5	PS ← set PC ← offset									
		memptr32	1	1	1	1	1	1	1	1	1	1	1	mem	2-4	PS ← (memptr32+2) PC ← (memptr32)									

Group	Mnemonic	Operand	Operation Code										Number of bytes	Operation	Flags										
			7	6	5	4	3	2	1	0	7	6			5	4	3	2	1	0	AC	CY	V	P	S
Conditional branch	BV	short-label	0	1	1	0	0	0	0									if V=1	PC ← PC+ext-disp8						
	BNV	short-label				0	0	0	1									if V=0	PC ← PC+ext-disp8						
	BC BL	short-label				0	0	1	0									if CY=1	PC ← PC+ext-disp8						
	BNC BNL	short-label				0	0	1	1									if CY=0	PC ← PC+ext-disp8						
	BE BZ	short-label				0	1	0	0									if Z=1	PC ← PC+ext-disp8						
	BNE BNZ	short-label				0	1	0	1									if Z=0	PC ← PC+ext-disp8						
	BNH	short-label				0	1	1	0									if CY ∨ Z=1	PC ← PC+ext-disp8						
	BH	short-label				0	1	1	1									if CY ∨ Z=0	PC ← PC+ext-disp8						
	BN	short-label				1	0	0	0									if S=1	PC ← PC+ext-disp8						
	BP	short-label				1	0	0	1									if S=0	PC ← PC+ext-disp8						
	BPE	short-label				1	0	1	0									if P=1	PC ← PC+ext-disp8						
	BPO	short-label				1	0	1	1									if P=0	PC ← PC+ext-disp8						
	BLT	short-label				1	1	0	0									if S ∨ V=1	PC ← PC+ext-disp8						
	BGE	short-label				1	1	0	1									if S ∨ V=0	PC ← PC+ext-disp8						
	BLE	short-label				1	1	1	0									if (S ∨ V) ∨ Z=1	PC ← PC+ext-disp8						
	BGT	short-label				1	1	1	1									if (S ∨ V) ∨ Z=0	PC ← PC+ext-disp8						
	DBNZNE	short-label				1	1	0	0	0	0							CW=CW-1 if Z=0 and CW=0	PC ← PC+ext-disp8						
	DBNZE	short-label										0	0	0	1			CW=CW-1 if Z=1 and CW=0	PC ← PC+ext-disp8						
	DBNZ	short-label										0	0	1	0			CW=CW-1 if CW≠0	PC ← PC+ext-disp8						
	BCWZ	short-label										0	0	1	1			if CW=0	PC ← PC+ext-disp8						
BTCLR ^{Note}	sfr, imm3, short-label				0	0	0	1	1	1	1	0	0	1	1	0	0	When (sfr) bit No. imm3=1, PC ← PC+ext-disp8, (sfr) bit No. imm3 ← 0							

Note New added instruction from the μPD70108/μPD70116

Group	Mnemonic	Operand	Operation Code										Number of bytes	Operation	Flags												
			7	6	5	4	3	2	1	0	7	6			5	4	3	2	1	0	AC	CY	V	P	S	Z	
Interrupt	BRK	3	1	1	0	0	1	1	0	0									(SP-1, SP-2) ← PSW, (SP-3, SP-4) ← PS, (SP-5, SP-6) ← PC, SP ← SP-6 IE ← 0, BRK ← 0 PS ← (15, 14), PC ← (13, 12)								
		imm8 (=3)	1	1	0	0	1	1	0	1									(SP-1, SP-2) ← PSW, (SP-3, SP-4) ← PS, (SP-5, SP-6) ← PC, SP ← SP-6 IE ← 0, BRK ← 0 PS ← (nx4+3, nx4+2), PC ← (nx4+1, nx4) n=imm8								
	BRKV		1	1	0	0	1	1	1	0									When V=1, (SP-1, SP-2) ← PSW, (SP-3, SP-4) ← PS, (SP-5, SP-6) ← PC, SP ← SP-6 IE ← 0, BRK ← 0 PS ← (19, 18), PC ← (17, 16)								
	RETI		1	1	0	0	1	1	1	1									PC ← (SP+1, SP), PS ← (SP+3, SP+2), PSW ← (SP+5, SP+4), SP ← SP+6	R	R	R	R	R	R	R	R
	RETRBI ^{Note}		0	0	0	0	1	1	1	1	1	0	0	1	0	0	0	1	PC ← Save PC, PSW ← Save PSW	R	R	R	R	R	R	R	R
	FINT ^{Note}		0	0	0	0	1	1	1	1	1	0	0	1	0	0	1	0	Inform the internal interrupt controller in CPU that the interrupt service routine terminates.								
	CHIKIND	reg16, mem32	0	1	1	0	0	0	1	0	mod	reg	mem						When (mem32) > reg16 or (mem32+2) < reg16, (SP-1, SP-2) ← PSW, (SP-3, SP-4) ← PS, (SP-5, SP-6) ← PC, SP ← SP-6 IE ← 0, BRK ← 0 PS ← (23, 22), PC ← (21, 20)								
Register bank switch	BRKCS ^{Note}	reg16	0	0	0	0	1	1	1	1	0	0	1	0	1	1	0	1	RB2-0 ← reg16 lower 3 bits, IE ← 0, BRK ← 0, Save PSW ← PSW, Save PC ← PC, PC ← Vector PC								
			1	1	0	0	0	0	0	0	reg																
	TSKSW ^{Note}	reg16	0	0	0	0	1	1	1	1	1	0	0	1	0	1	0	1	RB2-0 ← reg16 lower 3 bits, Old register bank Save PSW, Save PC ← PSW, PC, PSW, PC ← New register bank Save PSW, Save PC	x	x	x	x	x	x	x	x
			1	1	1	1	1	1	1	1	reg																

Note New added instruction from the μPD70108/μPD70116

Group	Mnemonic	Operand	Operation Code										Number of bytes	Operation	Flags																			
			7	6	5	4	3	2	1	0	7	6			5	4	3	2	1	0	AC	CY	V	P	S	Z								
CPU control	HALT		1	1	1	1	0	1	0	0															1	CPU Halt								
	STOP ^{Note 2}		0	0	0	1	1	1	1	1	0	0	1	1	1	1	1	0	2	CPU Stop							2							
	POLL		1	0	0	1	1	0	1	1									1	Poll and wait							1							
	DI		1	1	1	1	1	0	1	0									1	IE ← 0							1							
	EI		1	1	1	1	1	0	1	1									1	IE ← 1							1							
	BUSLOCK		1	1	1	1	0	0	0	0									1	Bus Lock Prefix							1							
	FPO1 ^{Note 3}	fp-op		1	1	0	1	1	X	X	X	1	1	Y	Y	Z	Z	Z	2	No Operation							2							
		fp-op, mem		1	1	0	1	1	X	X	X	mod	Y	Y	Y	mem			2-4	data bus ← (mem)							2-4							
	FPO2 ^{Note 3}	fp-op		0	1	1	0	0	1	1	X	1	1	Y	Y	Z	Z	Z	2	No Operation							2							
		fp-op, mem		0	1	1	0	0	1	1	X	mod	Y	Y	Y	mem			2-4	data bus ← (mem)							2-4							
NOP			1	0	0	1	0	0	0	0								1	No Operation							1								
	^{Note 1}		0	0	1	sreg	1	1	0									1	Segment override prefix							1								

- Note 1.** DS0, DS1, PS, SS:
Note 2. New added instruction from the μ PD70108/ μ PD70116
Note 3. In the μ PD70332 and μ PD70330, the instruction is not executed and an interrupt occurs.

2.9 NUMBER OF CLOCKS (μ PD70320, μ PD70322, μ PD70325, μ PD70327, μ PD79011)

In-struction group	Mnemonic	Operand	Clock Count			
			Byte Processing		Word Processing	
			Internal RAM Access Enable	Internal RAM Access Disable	Internal RAM Access Enable	Internal RAM Access Disable
Data transfer instructions	MOV	reg, reg'	2	2	2	2
		mem, reg	EA+4+T	EA+2	EA+6+2·T	EA+2
		reg, mem	EA+6+T	EA+6+T	EA+8+2·T	EA+8+2·T
		mem, imm	EA+5+T	EA+5+T	EA+5+2·T	EA+5+T
		reg, imm	5	5	6	6
		acc, dmem	9+T	9+T	11+2·T	11+2·T
		dmem, acc	7+T	5	9+2·T	5
		sreg, reg16	—	—	4	4
		sreg, mem16	—	—	EA+10+2·T	EA+10+2·T
		reg16, sreg	—	—	3	3
		mem16, sreg	—	—	EA+7+2·T	EA+3
		DS0, reg16, mem32	—	—	EA+19+4·T	EA+19+4·T
		DS1, reg16, mem32	—	—	EA+19+4·T	EA+19+4·T
	AH, PSW	2	2	—	—	
	PSW, AH	3	3	—	—	
	LDEA	reg16, mem16	—	—	EA+2	EA+2
	TRANS	src-table	10+T	10+T	—	—
XCH	reg, reg'	3	3	3	3	
	mem, reg/ reg, mem	EA+10+2·T	EA+8+2·T	EA+14+2·T	EA+10+2·T	
	AW, reg16/ reg16, AW	—	—	4	4	
MOVSPA		—	—	16	16	
MOVSPB	reg16	—	—	11	11	
Repeat prefix	REPC		2	2	2	2
	REPNC		2	2	2	2
	REP/ REPE/ REPZ		2	2	2	2
	REPNE/ REPNZ		2	2	2	2
Primitive block transfer instructions	MOVKB (Note 1) (Note 2)	dst-block, src-block	20+2·T	16+T	24+4·T	20+2·T
			$16+(16+2·T)·n$	$16+(12+T)·n$	$16+(20+4·T)·n$	$16+(12+2·T)·n$
	CMPKB (Note 1) (Note 2)	dst-block, src-block	23+2·T	19+T	27+4·T	21+4·T
			$16+(21+2·T)·n$	$16+(21+2·T)·n$	$16+(25+4·T)·n$	$16+(25+2·T)·n$

Note 1: No repeat

Note 2: Repeat, n: Transfer rate ($n \geq 1$)

In-struction group	Mnemonic	Operand	Clock Count			
			Byte Processing		Word Processing	
			Internal RAM Access Enable	Internal RAM Access Disable	Internal RAM Access Enable	Internal RAM Access Disable
primitive block transfer instructions	CMPM (Note 1) (Note 2)	dst-block, src-block	17+T	17+T	19+2·T	19+2·T
			16+(15+T)·n	16+(15+T)·n	16+(17+2·T)·n	16+(17+2·T)·n
	LDM (Note 1) (Note 2)	src-block	12+T	12+T	14+2·T	14+2·T
			16+(10+T)·n	16+(10+T)·n	16+(12+2·T)·n	16+(12+2·T)·n
	STM (Note 1) (Note 2)	dst-block	12+T	10	14+2·T	10
			16+(8+T)·n	16+(6+T)·n	16+(10+2·T)·n	16+(6+2·T)·n
Bit field manipulation instructions	INS	reg8, reg8'	63-155 (The processing differs among bit length)			
		reg8, imm4	64-156 (The processing differs among bit length)			
	EXT	reg8, reg8'	41-121 (The processing differs among bit length)			
		reg, imm4	41-122 (The processing differs among bit length)			
I/O instructions	IN (Note 3)	acc, imm8	14+T	14+T	16+2·T	16+2·T
		acc, DW	13+T	13+T	15+2·T	15+2·T
	OUT (Note 3)	imm8, acc	10+T	10+T	10+2·T	10+2·T
		DW, acc	9+T	9+T	9+2·T	9+2·T
Primitive I/O instructions	INM (Note 3)	dst-block, DW	19+2·T	17+2·T	21+4·T	17+4·T
			18+(13+2·T)·n	18+(11+2·T)·n	18+(15+4·T)·n	18+(11+4·T)·n
	OUTM (Note 3)	DW, src-block	19+2·T	17+2·T	21+4·T	17+4·T
			18+(13+2·T)·n	18+(11+2·T)·n	18+(15+4·T)·n	18+(11+4·T)·n
Addition/subtraction instructions	ADD	reg, reg'	2	2	2	2
		mem, reg	EA+8+2·T	EA+6+T	EA+12+4·T	EA+8+2·T
		reg, mem	EA+6+T	EA+6+T	EA+8+2·T	EA+8+2·T
		reg, imm	5	5	6	6
		mem, imm	EA+9+2·T	EA+7+2·T	EA+14+4·T	EA+10+4·T
		acc, imm	5	5	6	6
	ADDC	reg, reg'	2	2	2	2
		mem, reg	EA+8+2·T	EA+6+T	EA+12+4·T	EA+8+2·T
		reg, mem	EA+6+T	EA+6+T	EA+8+2·T	EA+8+2·T
		reg, imm	5	5	6	6
		mem, imm	EA+9+2·T	EA+7+2·T	EA+14+4·T	EA+10+4·T
		acc, imm	5	5	6	6

- Note 1: No repeat
 2: Repeat, n: Transfer rate (n ≥ 1)
 3: When $\overline{IBRK}=1$

In-struction group	Mnemonic	Operand	Clock Count			
			Byte Processing		Word Processing	
			Internal RAM Access Enable	Internal RAM Access Disable	Internal RAM Access Enable	Internal RAM Access Disable
Addi-tion/sub-trac-tion in-structions	SUB	reg, reg'	2	2	2	2
		mem, reg	EA+8+2·T	EA+6+T	EA+12+4·T	EA+8+2·T
		reg, mem	EA+6+T	EA+6+T	EA+8+2·T	EA+8+2·T
		reg, imm	5	5	6	6
		mem, imm	EA+9+2·T	EA+7+2·T	EA+14+4·T	EA+10+4·T
		acc, imm	5	5	6	6
	SUBC	reg, reg'	2	2	2	2
		mem, reg	EA+8+2·T	EA+6+T	EA+12+4·T	EA+8+2·T
		reg, mem	EA+6+T	EA+6+T	EA+8+2·T	EA+8+2·T
		reg, imm	5	5	6	6
		mem, imm	EA+9+2·T	EA+7+2·T	EA+14+4·T	EA+10+4·T
		acc, imm	5	5	6	6
BCD opera-tion in-struction	ADD4S (Note)		22+(27+3·T)·n	22+(25+3·T)·n	—	—
	SUB4S (Note)		22+(27+3·T)·n	22+(25+3·T)·n	—	—
	CMP4S (Note)		22+(23+3·T)·n	22+(23+3·T)·n	—	—
	ROL4	reg8	17	17	—	—
		mem8	EA+18+2·T	EA+16+2·T	—	—
	ROR4	reg8	21	21	—	—
mem8		EA+24+2·T	EA+22+2·T	—	—	
Incre-ment/decre-ment in-struction	INC	reg8	5	5	—	—
		mem8	EA+11+2·T	EA+9+2·T	EA+15+4·T	EA+11+4·T
		reg16	—	—	2	2
	DEC	reg8	5	5	—	—
		mem8	EA+11+2·T	EA+9+2·T	EA+15+4·T	EA+11+4·T
		reg16	—	—	2	2
Multi-plica-tion in-struction	MULU	reg8	24	24	—	—
		mem8	EA+26+T	EA+26+T	—	—
		reg16	—	—	32	32
		mem16	—	—	EA+34+2·T	EA+34+2·T

Note: n: 1/2 of the number of BCD digits

In-struction group	Mnemonic	Operand	Clock Count			
			Byte Processing		Word Processing	
			Internal RAM Access Enable	Internal RAM Access Disable	Internal RAM Access Enable	Internal RAM Access Disable
Multi- plica- tion in- struc- tions	MUL	reg8	31 to 40	31 to 40	—	—
		mem8	EA+33+T to EA+42+T	EA+33+T to EA+42+T	—	—
		reg16	—	—	39 to 48	39 to 48
		mem16	—	—	EA+43+2.T to EA+52+2.T	EA+43+2.T to EA+52+2.T
		reg16,(reg16',) imm8	—	—	39 to 49	39 to 49
		reg16, mem16, imm8	—	—	EA+43+2.T to EA+53+2.T	EA+43+2.T to EA+53+2.T
		reg16,(reg16',) imm16	—	—	40 to 50	40 to 50
		reg16, mem16, imm16	—	—	EA+44+2.T to EA+54+2.T	EA+44+2.T to EA+54+2.T
Un- signed divi- sion in- struc- tions	DIVU	reg8	31	31	—	—
		mem8	EA+33+T	EA+33+T	—	—
		reg16	—	—	39	39
		mem16	—	—	EA+43+2.T	EA+43+2.T
Signed divi- sion in- struc- tions	DIV	reg8	46 to 56	46 to 56	—	—
		mem8	EA+48+T to EA+58+T	EA+48+T to EA+58+T	—	—
		reg16	—	—	54 to 64	54 to 64
		mem16	—	—	EA+58+2.T to EA+68+2.T	EA+58+2.T to EA+68+2.T
BCD cor- rec- tion in- struc- tions	ADJBA		17	17	—	—
	ADJ4A		9	9	—	—
	ADJBS		17	17	—	—
	ADJ4S		9	9	—	—
Data conver- sion in- struc- tions	CVTBD		19	19	—	—
	CVTDB		20	20	—	—
	CVTBW		3	3	—	—
	CVTWL		—	—	8	8
Com- pari- son in- struc- tions	CMP	reg, reg'	2	2	2	2
		mem, reg	EA+6+T	EA+6+T	EA+8+2.T	EA+8+2.T
		reg, mem	EA+6+T	EA+6+T	EA+8+2.T	EA+8+2.T
		reg, imm	5	5	6	6
		mem, imm	EA+7+T	EA+7+T	EA+10+2.T	EA+10+2.T
		acc, imm	5	5	6	6
Com- plem- ent oper- ation in- struc- tions	NOT	reg	5	5	5	5
		mem	EA+11+2.T	EA+9+T	EA+15+4.T	EA+11+2.T
	NEG	reg	5	5	5	5
		mem	EA+11+2.T	EA+9+T	EA+15+4.T	EA+11+2.T

In-struction group	Mnemonic	Operand	Clock Count			
			Byte Processing		Word Processing	
			Internal RAM Access Enable	Internal RAM Access Disable	Internal RAM Access Enable	Internal RAM Access Disable
Logical in-structions	TEST	reg, reg'	4	4	4	4
		mem, reg/ reg, mem	EA+8+T	EA+8+T	EA+10+2·T	EA+10+2·T
		reg, imm	7	7	8	8
		mem, imm	EA+11+T	EA+11+T	EA+11+2·T	EA+11+2·T
		acc, imm	5	5	6	6
	AND	reg, reg'	2	2	2	2
		mem, reg	EA+8+2·T	EA+6+T	EA+12+4·T	EA+8+2·T
		reg, mem	EA+6+T	EA+6+T	EA+8+2·T	EA+8+2·T
		reg, imm	5	5	6	6
		mem, imm	EA+9+T	EA+7+T	EA+14+4·T	EA+10+4·T
		acc, imm	5	5	6	6
	OR	reg, reg'	2	2	2	2
		mem, reg	EA+8+2·T	EA+6+T	EA+12+4·T	EA+8+2·T
		reg, mem	EA+6+T	EA+6+T	EA+8+2·T	EA+8+2·T
		reg, imm	5	5	6	6
		mem, imm	EA+9+T	EA+7+T	EA+14+4·T	EA+10+4·T
		acc, imm	5	5	6	6
	XOR	reg, reg'	2	2	2	2
		mem, reg	EA+8+2·T	EA+6+T	EA+12+4·T	EA+8+2·T
		reg, mem	EA+6+T	EA+6+T	EA+8+2·T	EA+8+2·T
		reg, imm	5	5	6	6
mem, imm		EA+9+T	EA+7+T	EA+14+4·T	EA+10+4·T	
acc, imm		5	5	6	6	
Bit manipu-lation in-structions	TEST1	reg8, CL	7	7	—	—
		mem8, CL	EA+11+T	EA+11+T	—	—
		reg16, CL	—	—	7	7
		mem16, CL	—	—	EA+13+2·T	EA+13+2·T
		reg8, imm3	6	6	—	—
		mem8, imm3	EA+8+T	EA+8+T	—	—
		reg16, imm4	—	—	6	6
		mem16, imm4	—	—	EA+10+2·T	EA+10+2·T
	NOT1	reg8, CL	7	7	—	—
		mem8, CL	EA+13+2·T	EA+11+T	—	—
		reg16, CL	—	—	7	7

In-struction group	Mnemonic	Operand	Clock Count				
			Byte Processing		Word Processing		
			Internal RAM Access Enable	Internal RAM Access Disable	Internal RAM Access Enable	Internal RAM Access Disable	
Bit manipulation instructions	NOT1	mem16, CL	—	—	EA+17+4·T	EA+13+2·T	
		reg8, imm3	6	6	—	—	
		mem8, imm3	EA+10+2·T	EA+8+T	—	—	
		reg16, imm4	—	—	6	6	
		mem16, imm4	—	—	EA+14+4·T	EA+10+2·T	
		CY	2	2	2	2	
	CLR1	reg8, CL	8	8	—	—	
		mem8, CL	EA+14+2·T	EA+12+T	—	—	
		reg16, CL	—	—	8	8	
		mem16, CL	—	—	EA+18+4·T	EA+14+2·T	
		reg8, imm3	7	7	—	—	
		mem8, imm3	EA+11+2·T	EA+9+T	—	—	
		reg16, imm4	—	—	7	7	
	SET1	reg8, CL	7	7	—	—	
		mem8, CL	EA+13+2·T	EA+11+T	—	—	
		reg16, CL	—	—	7	7	
		mem16, CL	—	—	EA+17+4·T	EA+13+2·T	
		reg8, imm3	6	6	—	—	
		mem8, imm3	EA+10+2·T	EA+8+T	—	—	
		reg16, imm4	—	—	6	6	
		mem16, imm4	—	—	EA+14+4·T	EA+10+2·T	
	CLR1	CY	2	2	2	2	
		DIR	2	2	2	2	
	SET1	CY	2	2	2	2	
		DIR	2	2	2	2	
	Shift instructions	SHL	reg, 1	8	8	8	8
			mem, 1	EA+14+2·T	EA+12+T	EA+18+4·T	EA+14+2·T
			reg, CL	11+2·n	11+2·n	11+2·n	11+2·n
mem, CL			EA+17+2·T+2·n	EA+15+T+2·n	EA+21+4·T+2·n	EA+17+2·T+2·n	
reg, imm8			9+2·n	9+2·n	9+2·n	9+2·n	
mem, imm8			EA+13+2·T+2·n	EA+11+T+2·n	EA+17+4·T+2·n	EA+13+2·T+2·n	
SHR		reg, 1	8	8	8	8	
		mem, 1	EA+14+2·T	EA+12+T	EA+18+4·T	EA+14+2·T	

Note: n: Shift count

In-struction group	Mnemonic	Operand	Clock Count				
			Byte Processing		Word Processing		
			Internal RAM Access Enable	Internal RAM Access Disable	Internal RAM Access Enable	Internal RAM Access Disable	
Shift in-structions	SHR (Note)	reg, CL	$11+2\cdot n$	$11+2\cdot n$	$11+2\cdot n$	$11+2\cdot n$	
		mem, CL	$EA+17+2\cdot T+2\cdot n$	$EA+15+T+2\cdot n$	$EA+21+4\cdot T+2\cdot n$	$EA+17+2\cdot T+2\cdot n$	
		reg, imm8	$9+2\cdot n$	$9+2\cdot n$	$9+2\cdot n$	$9+2\cdot n$	
		mem, imm8	$EA+13+2\cdot T+2\cdot n$	$EA+11+T+2\cdot n$	$EA+17+4\cdot T+2\cdot n$	$EA+13+2\cdot T+2\cdot n$	
	SHRA (Note)	reg, 1	8	8	8	8	
		mem, 1	$EA+14+2\cdot T$	$EA+12+T$	$EA+18+4\cdot T$	$EA+14+2\cdot T$	
		reg, CL	$11+2\cdot n$	$11+2\cdot n$	$11+2\cdot n$	$11+2\cdot n$	
		mem, CL	$EA+17+2\cdot T+2\cdot n$	$EA+15+T+2\cdot n$	$EA+21+4\cdot T+2\cdot n$	$EA+17+2\cdot T+2\cdot n$	
		reg, imm8	$9+2\cdot n$	$9+2\cdot n$	$9+2\cdot n$	$9+2\cdot n$	
		mem, imm8	$EA+13+2\cdot T+2\cdot n$	$EA+11+T+2\cdot n$	$EA+17+4\cdot T+2\cdot n$	$EA+13+2\cdot T+2\cdot n$	
	Rotate in-structions	ROL (Note)	reg, 1	8	8	8	8
			mem, 1	$EA+14+2\cdot T$	$EA+12+T$	$EA+18+4\cdot T$	$EA+14+2\cdot T$
reg, CL			$11+2\cdot n$	$11+2\cdot n$	$11+2\cdot n$	$11+2\cdot n$	
mem, CL			$EA+17+2\cdot T+2\cdot n$	$EA+15+T+2\cdot n$	$EA+21+4\cdot T+2\cdot n$	$EA+17+2\cdot T+2\cdot n$	
reg, imm8			$9+2\cdot n$	$9+2\cdot n$	$9+2\cdot n$	$9+2\cdot n$	
mem, imm8			$EA+13+2\cdot T+2\cdot n$	$EA+11+T+2\cdot n$	$EA+17+4\cdot T+2\cdot n$	$EA+13+2\cdot T+2\cdot n$	
ROR (Note)		reg, 1	8	8	8	8	
		mem, 1	$EA+14+2\cdot T$	$EA+12+T$	$EA+18+4\cdot T$	$EA+14+2\cdot T$	
		reg, CL	$11+2\cdot n$	$11+2\cdot n$	$11+2\cdot n$	$11+2\cdot n$	
		mem, CL	$EA+17+2\cdot T+2\cdot n$	$EA+15+T+2\cdot n$	$EA+21+4\cdot T+2\cdot n$	$EA+17+2\cdot T+2\cdot n$	
		reg, imm8	$9+2\cdot n$	$9+2\cdot n$	$9+2\cdot n$	$9+2\cdot n$	
		mem, imm8	$EA+13+2\cdot T+2\cdot n$	$EA+11+T+2\cdot n$	$EA+17+4\cdot T+2\cdot n$	$EA+13+2\cdot T+2\cdot n$	
ROLC (Note)		reg, 1	8	8	8	8	
		mem, 1	$EA+14+2\cdot T$	$EA+12+T$	$EA+18+4\cdot T$	$EA+14+2\cdot T$	
		reg, CL	$11+2\cdot n$	$11+2\cdot n$	$11+2\cdot n$	$11+2\cdot n$	
		mem, CL	$EA+17+2\cdot T+2\cdot n$	$EA+15+T+2\cdot n$	$EA+21+4\cdot T+2\cdot n$	$EA+17+2\cdot T+2\cdot n$	
		reg, imm8	$9+2\cdot n$	$9+2\cdot n$	$9+2\cdot n$	$9+2\cdot n$	
		mem, imm8	$EA+13+2\cdot T+2\cdot n$	$EA+11+T+2\cdot n$	$EA+17+4\cdot T+2\cdot n$	$EA+13+2\cdot T+2\cdot n$	
RORC	reg, 1	8	8	8	8		
	mem, 1	$EA+14+2\cdot T$	$EA+12+T$	$EA+18+4\cdot T$	$EA+14+2\cdot T$		

Note: n: Shift count

In-struction group	Mnemonic	Operand	Clock Count			
			Byte Processing		Word Processing	
			Internal RAM Access Enable	Internal RAM Access Disable	Internal RAM Access Enable	Internal RAM Access Disable
Rotate in-structions	RORC (Note)	reg, CL	11+2·n	11+2·n	11+2·n	11+2·n
		mem, CL	EA+17+2·T+2·n	EA+15+T+2·n	EA+21+4·T+2·n	EA+13+2·T+2·n
		reg, imm8	9+2·n	9+2·n	9+2·n	9+2·n
		mem, imm8	EA+13+2·T+2·n	EA+11+T+2·n	EA+17+4·T+2·n	EA+13+2·T+2·n
Sub-routine control in-structions	CALL	near-proc	—	—	22+2·T	18+2·T
		regptr16	—	—	22+2·T	18+2·T
		memptr16	—	—	EA+26+4·T	EA+24+4·T
		far-proc	—	—	38+4·T	34+4·T
		memptr32	—	—	EA+36+8·T	EA+24+8·T
	RET		—	—	20+2·T	20+2·T
		pop-value	—	—	20+2·T	20+2·T
			—	—	29+4·T	29+4·T
Stack manipulation in-structions	PUSH	mem16	—	—	EA+18+4·T	EA+14+4·T
		reg16	—	—	10+2·T	6
		sreg	—	—	11+2·T	7
		PSW	—	—	10+2·T	6
		R	—	—	82+16·T	50
		imm8	—	—	13+2·T	9
		imm16	—	—	14+2·T	10
	POP	mem16	—	—	EA+16+4·T	EA+12+2·T
		reg16	—	—	12+2·T	12+2·T
		sreg	—	—	13+2·T	13+2·T
		PSW	—	—	14+2·T	14+2·T
		R	—	—	82+16·T	58
	PREPARE (Note 2)	imm16, imm8	When imm8=0, 27+2·T When imm8=1, 39+4·T When imm8=n and n>1, 46+19(n-1)+4·T			
	DISPOSE		—	—	12+2·T	12+2·T

Note 1: n: Shift count

2: n: Procedure block depth (Lexical level)

In-struction group	Mnemonic	Operand	Clock Count			
			Byte Processing		Word Processing	
			Internal RAM Access Enable	Internal RAM Access Disable	Internal RAM Access Enable	Internal RAM Access Disable
Branch in-struction	BR	near-label	—	—	12	12
		short-label	—	—	12	12
		regptr16	—	—	13	13
		memptr16	—	—	EA+17+2·T	EA+17+2·T
		far-label	—	—	15	15
		memptr32	—	—	EA+25+4·T	EA+25+4·T
(Note) Condi-tional branch in-structions	BV	short-label	—	—	15/8	15/8
	BNV	short-label	—	—	15/8	15/8
	BC/BL	short-label	—	—	15/8	15/8
	BNC/BNL	short-label	—	—	15/8	15/8
	BE/BZ	short-label	—	—	15/8	15/8
	BNE/BNZ	short-label	—	—	15/8	15/8
	BNH	short-label	—	—	15/8	15/8
	BH	short-label	—	—	15/8	15/8
	BN	short-label	—	—	15/8	15/8
	BP	short-label	—	—	15/8	15/8
	BPE	short-label	—	—	15/8	15/8
	BPO	short-label	—	—	15/8	15/8
	BLT	short-label	—	—	15/8	15/8
	BGE	short-label	—	—	15/8	15/8
	BLE	short-label	—	—	15/8	15/8
	BGT	short-label	—	—	15/8	15/8
	DBNZNE	short-label	—	—	17/8	17/8
	DBNZE	short-label	—	—	17/8	17/8
	DBNZ	short-label	—	—	17/8	17/8
	BCWZ	short-label	—	—	15/8	15/8
BTCLR	sfr, imm3, short-label	29/21	29/21	—	—	

Note: Clock count: Left side value is truth, and right side value is false

In- struc- tion group	Mnemonic	Operand	Clock Count				
			Byte Processing		Word Processing		
			Internal RAM Access Enable	Internal RAM Access Disable	Internal RAM Access Enable	Internal RAM Access Disable	
Inter- rupt in- struc- tions	BRK	3	—	—	55+10·T	43+10·T	
		imm8(#3)	—	—	56+10·T	44+10·T	
	BRKV		—	—	55+10·T	43+10·T	
	RETI		—	—	45+6·T	37+2·T	
	RETRBI		—	—	12	12	
	FINT		2	2	2	2	
	CHKIND	reg16, mem32	—	—	EA+26+4·T	EA+26+4·T	
Reg- ister bank switch in- struc- tions	BRKCS	reg16	—	—	15	15	
	TSKSW	reg16	—	—	20	20	
CPU control in- struc- tions	HALT		—	—	—	—	
	STOP		—	—	—	—	
	POLL		—	—	—	—	
	DI		4	4	4	4	
	EI		12	12	12	12	
	BUSLOCK		2	2	2	2	
	FPO1	fp-op		—	—	60+10·T	48+10·T
		fp-op, mem		—	—	60+10·T	48+10·T
	FPO2	fp-op		—	—	60+10·T	48+10·T
		fp-op, mem		—	—	60+10·T	48+10·T
NOP		4	4	4	4		
(Note)			2	2	2	2	

Note: Segment override prefix (DS0:, DS1:, PS: and SS:)

2.10 NUMBER OF CLOCKS (μ PD70330, μ PD70332, μ PD70335, μ PD70337, μ PD79021)

In-struction group	Mnemonic	Operand	No. of clocks			
			Byte operation		Word operation	
			On-chip RAM access enable	On-chip RAM access disable	On-chip RAM access enable	On-chip RAM access disable
Data transfer	MOV	reg, reg'	2	2	2	2
		mem, reg	EA+5+T	EA+2	EA+5+T	EA+2
		reg, mem	EA+7+T	EA+7+T	EA+7+T	EA+7+T
		mem, imm	EA+6+T	EA+6+T	EA+6+T	EA+6+T
		reg, imm	5	5	6	6
		acc, dmem	10+T	10+T	10+T	10+T
		dmem, acc	8+T	5	8+T	5
		sreg, reg16	—	—	4	4
		sreg, mem16	—	—	EA+9+T	EA+9+T
		reg16, sreg	—	—	3	3
		mem16, sreg	—	—	EA+6+T	EA+3
		DS0, reg16, mem32	—	—	EA+17+2·T	EA+17+2·T
		DS1, reg16, mem32	—	—	EA+17+2·T	EA+17+2·T
		AH, PSW	2	2	—	—
	PSW, AH	3	3	—	—	
	LDEA	reg16, mem16	—	—	EA+2	EA+2
	TRANS	src-table	11+T	11+T	—	—
	XCH	reg, reg'	3	3	3	3
mem, reg/ reg, mem		EA+12+2·T	EA+9+T	EA+12+2·T	EA+9+T	
AW, reg16/ reg16, AW		—	—	4	4	
MOVSPA		—	—	16	16	
MOVSPB	reg16	—	—	11	11	
Repeat prefix	REPC		2	2	2	2
	REPNC		2	2	2	2
	REP/ REPE/ REPZ		2	2	2	2
	REPNE/ REPZ		2	2	2	2
Primitive block transfer	MOVBR (Note 1) (Note 2)	dst-block, src-block	22+2·T 16+(18+2·T)·n	17+T 16+(13+T)·n	22+2·T 16+(18+2·T)·n	19+T 16+(10+T)·n
	CMPBR (Note 1) (Note 2)	dst-block, src-block	25+2·T 16+(23+2·T)·n	21+2·T 16+(23+T)·n	25+2·T 16+(23+2·T)·n	19+2·T 16+(23+T)·n

Note 1: No repetition

2: Repetition. n: Transfer count ($n \geq 1$)

In-struction group	Mnemonic	Operand	No. of clocks			
			Byte operation		Word operation	
			On-chip RAM access enable	On-chip RAM access disable	On-chip RAM access enable	On-chip RAM access disable
Primitive block transfer	CMPM (Note 1) (Note 2)	dst-block, src-block	18+T	18+T	19+2·T	19+2·T
			16+(16+T)·n	16+(16+T)·n	16+(16+T)·n	16+(16+T)·n
	LDM (Note 1) (Note 2)	dst-block, src-block	13+T	13+T	13+T	13+T
			16+(11+T)·n	16+(11+T)·n	16+(11+T)·n	16+(11+T)·n
	STM (Note 1) (Note 2)	dst-block, src-block	13+T	10	13+T	10
			16+(9+T)·n	16+(7+T)·n	16+(9+T)·n	16+(5+T)·n
Bit field handling	INS	reg8, reg8'	—	—	63 to 155	63 to 155
		reg8, imm4	—	—	64 to 156	64 to 156
	EXT	reg8, reg8'	—	—	41 to 121	41 to 121
		reg, imm8	—	—	42 to 122	42 to 122
Input/output	IN (Note 3)	acc, imm8	15+T	15+T	15+T	15+T
		acc, DW	14+T	14+T	14+T	14+T
	OUT (Note 3)	imm8, acc	11+T	11+T	9+T	9+T
		DW, acc	10+T	10+T	8+T	8+T
Primitive input/output	INM (Note 3)	dst-block, DW	21+2·T	19+2·T	19+2·T	15+2·T
			18+(15+2·T)·n	18+(13+2·T)·n	18+(13+2·T)·n	18+(9+2·T)·n
	OUTM (Note 3)	DW, dst-block	21+2·T	19+2·T	19+2·T	15+2·T
			18+(15+2·T)·n	18+(13+2·T)·n	18+(13+2·T)·n	18+(9+2·T)·n
Addition and subtraction	ADD	reg, reg'	2	2	2	2
		mem, reg	EA+10+2·T	EA+7+T	EA+10+2·T	EA+7+T
		reg, mem	EA+7+T	EA+7+T	EA+7+T	EA+7+T
		reg, imm	5	5	6	6
		mem, imm	EA+11+2·T	EA+9+2·T	EA+12+2·T	EA+8+2·T
		acc, imm	5	5	6	6
	ADDC	reg, reg'	2	2	2	2
		mem, reg	EA+10+2·T	EA+7+T	EA+10+2·T	EA+7+T
		reg, mem	EA+7+T	EA+7+T	EA+7+T	EA+7+T
		reg, imm	5	5	6	6
		mem, imm	EA+11+2·T	EA+9+2·T	EA+12+2·T	EA+8+2·T
		acc, imm	5	5	6	6

Note 1: No repetition
 2: Repetition. n: Transfer count (n ≥ 1)
 3: When $\overline{\text{IBRK}}=1$

In-struction group	Mnemonic	Operand	No. of clocks			
			Byte operation		Word operation	
			On-chip RAM access enable	On-chip RAM access disable	On-chip RAM access enable	On-chip RAM access disable
Addi-tion and sub-trac-tion	SUB	reg, reg'	2	2	2	2
		mem, reg	EA+10+2·T	EA+7+T	EA+10+2·T	EA+7+T
		reg, mem	EA+7+T	EA+7+T	EA+7+T	EA+7+T
		reg, imm	5	5	6	6
		mem, imm	EA+11+2·T	EA+9+2·T	EA+12+2·T	EA+8+2·T
		acc, imm	5	5	6	6
	SUBC	reg, reg'	2	2	2	2
		mem, reg	EA+10+2·T	EA+7+T	EA+10+2·T	EA+7+T
		reg, mem	EA+7+T	EA+7+T	EA+7+T	EA+7+T
		reg, imm	5	5	6	6
		mem, imm	EA+11+2·T	EA+9+2·T	EA+12+2·T	EA+8+2·T
		acc, imm	5	5	6	6
BCD opera-tion	ADD4S (Note)		22+(30+3·T)·n	22+(28+3·T)·n	—	—
	SUB4S (Note)		22+(30+3·T)·n	22+(28+3·T)·n	—	—
	CMP4S (Note)		22+(25+2·T)·n	22+(25+2·T)·n	—	—
	ROL4	reg8	17	17	—	—
		mem8	EA+20+2·T	EA+18+2·T	—	—
	ROR4	reg8	21	21	—	—
mem8		EA+26+2·T	EA+24+2·T	—	—	
Incre-ment and decre-ment	INC	reg8	5	5	—	—
		mem8	EA+13+2·T	EA+11+2·T	EA+13+2·T	EA+9+2·T
		reg16	—	—	2	2
	DEC	reg8	5	5	—	—
		mem8	EA+13+2·T	EA+11+2·T	EA+13+2·T	EA+9+2·T
		reg16	—	—	2	2
Multi-plica-tion	MULU	reg8	24	24	—	—
		mem8	EA+27+T	EA+27+T	—	—
		reg16	—	—	32	32
		mem16	—	—	EA+33+T	EA+33+T

Note: n: Half of the number of BCD digits

In-struction group	Mnemonic	Operand	No. of clocks			
			Byte operation		Word operation	
			On-chip RAM access enable	On-chip RAM access disable	On-chip RAM access enable	On-chip RAM access disable
Multi- plica- tion	MUL	reg8	31 to 40	31 to 40	—	—
		mem8	EA+34+T to EA+43+T	EA+34+T to EA+43+T	—	—
		reg16	—	—	39 to 48	39 to 48
		mem16	—	—	EA+42+T to EA+51+T	EA+42+T to EA+51+T
		reg16,(reg16',) imm8	—	—	39 to 49	39 to 49
		reg16, mem16, imm8	—	—	EA+42+T to EA+52+T	EA+42+T to EA+52+T
		reg16,(reg16',) imm16	—	—	40 to 50	40 to 50
Un- signed divi- sion	DIVU	reg8	31	31	—	—
		mem8	EA+34+T	EA+34+T	—	—
		reg16	—	—	39	39
		mem16	—	—	EA+43+2·T	EA+43+2·T
Signed divi- sion	DIV	reg8	46 to 56	46 to 56	—	—
		mem8	EA+49+T to EA+59+T	EA+49+T to EA+59+T	—	—
		reg16	—	—	54 to 64	54 to 64
		mem16	—	—	EA+57+T to EA+67+T	EA+57+T to EA+67+T
BCD adjust- ment	ADJBA		17	17	—	—
	ADJ4A		9	9	—	—
	ADJBS		17	17	—	—
	ADJ4S		9	9	—	—
Data conver- sion	CVTBD		19	19	—	—
	CVTDB		20	20	—	—
	CVTBW		3	3	—	—
	CVTWL		—	—	8	8
Com- pari- son	CMP	reg, reg'	2	2	2	2
		mem, reg	EA+7+T	EA+7+T	EA+7+T	EA+7+T
		reg, mem	EA+7+T	EA+7+T	EA+7+T	EA+7+T
		reg, imm	5	5	6	6
		mem, imm	EA+8+T	EA+8+T	EA+9+T	EA+9+T
		acc, imm	5	5	6	6
Com- ple- ment oper- ation	NOT	reg	5	5	5	5
		mem	EA+13+2·T	EA+10+T	EA+13+2·T	EA+10+T
	NEG	reg	5	5	5	5
		mem	EA+13+2·T	EA+10+T	EA+13+2·T	EA+10+T

In-struction group	Mnemonic	Operand	No. of clocks			
			Byte operation		Word operation	
			On-chip RAM access enable	On-chip RAM access disable	On-chip RAM access enable	On-chip RAM access disable
Logical operation	TEST	reg, reg'	4	4	4	4
		mem, reg/ reg, mem	EA+12+T	EA+12+T	EA+11+2·T	EA+11+2·T
		reg, imm	7	7	8	8
		mem, imm	EA+9+T	EA+9+T	EA+10+T	EA+10+T
		acc, imm	5	5	6	6
	AND	reg, reg'	2	2	2	2
		mem, reg	EA+10+2·T	EA+7+T	EA+10+2·T	EA+7+T
		reg, mem	EA+7+T	EA+7+T	EA+7+T	EA+7+T
		reg, imm	5	5	6	6
		mem, imm	EA+11+2·T	EA+9+2·T	EA+12+2·T	EA+8+2·T
		acc, imm	5	5	6	6
	OR	reg, reg'	2	2	2	2
		mem, reg	EA+10+2·T	EA+7+T	EA+10+2·T	EA+7+T
		reg, mem	EA+7+T	EA+7+T	EA+7+T	EA+7+T
		reg, imm	5	5	6	6
		mem, imm	EA+11+2·T	EA+9+2·T	EA+12+2·T	EA+8+2·T
		acc, imm	5	5	6	6
	XOR	reg, reg'	2	2	2	2
		mem, reg	EA+10+2·T	EA+7+T	EA+10+2·T	EA+7+T
		reg, mem	EA+7+T	EA+7+T	EA+7+T	EA+7+T
		reg, imm	5	5	6	6
		mem, imm	EA+11+2·T	EA+9+2·T	EA+12+2·T	EA+8+2·T
		acc, imm	5	5	6	6
	Bit manipulation	TEST1	reg8, CL	7	7	—
mem8, CL			EA+12+T	EA+12+T	—	—
reg16, CL			—	—	7	7
mem16, CL			—	—	EA+12+T	EA+12+T
reg8, imm3			6	6	—	—
mem8, imm3			EA+9+T	EA+9+T	—	—
reg16, imm4			—	—	6	6
mem16, imm4			—	—	EA+9+T	EA+9+T
NOT1		reg8, CL	7	7	—	—
		mem8, CL	EA+15+2·T	EA+12+T	—	—
		reg16, CL	—	—	7	7

In-struction group	Mnemonic	Operand	No. of clocks				
			Byte operation		Word operation		
			On-chip RAM access enable	On-chip RAM access disable	On-chip RAM access enable	On-chip RAM access disable	
Bit manipulation	NOT1	mem16, CL	—	—	EA+15+2·T	EA+12+T	
		reg8, imm3	6	6	—	—	
		mem8, imm3	EA+12+2·T	EA+9+T	—	—	
		reg16, imm4	—	—	6	6	
		mem16, imm4	—	—	EA+12+2·T	EA+9+T	
		CY	2	2	2	2	
	CLR1	reg8, CL	8	8	—	—	
		mem8, CL	EA+16+2·T	EA+13+T	—	—	
		reg16, CL	—	—	8	8	
		mem16, CL	—	—	EA+16+2·T	EA+13+T	
		reg8, imm3	7	7	—	—	
		mem8, imm3	EA+13+2·T	EA+10+T	—	—	
		reg16, imm4	—	—	7	7	
		mem16, imm4	—	—	EA+13+2·T	EA+9+T	
	SET1	reg8, CL	7	7	—	—	
		mem8, CL	EA+15+2·T	EA+12+T	—	—	
		reg16, CL	—	—	7	7	
		mem16, CL	—	—	EA+15+2·T	EA+12+T	
		reg8, imm3	6	6	—	—	
		mem8, imm3	EA+12+2·T	EA+9+T	—	—	
		reg16, imm4	—	—	6	6	
		mem16, imm4	—	—	EA+12+2·T	EA+9+T	
	CLR1	CY	2	2	2	2	
		DIR	2	2	2	2	
	SET1	CY	2	2	2	2	
		DIR	2	2	2	2	
	Shift	SHL	reg, 1	8	8	8	8
			mem, 1	EA+16+2·T	EA+13+T	EA+16+2·T	EA+13+T
reg, CL			11+2·n	11+2·n	11+2·n	11+2·n	
mem, CL			EA+19+2·T+2·n	EA+16+T+2·n	EA+19+2·T+2·n	EA+16+T+2·n	
reg, imm8			9+2·n	9+2·n	9+2·n	9+2·n	
mem, imm8			EA+15+2·T+2·n	EA+12+T+2·n	EA+15+2·T+2·n	EA+12+T+2·n	
SHR		reg, 1	8	8	8	8	
		mem, 1	EA+16+2·T	EA+13+T	EA+16+2·T	EA+13+T	

Note: n: Shift count

In-struction group	Mnemonic	Operand	No. of clocks			
			Byte operation		Word operation	
			On-chip RAM access enable	On-chip RAM access disable	On-chip RAM access enable	On-chip RAM access disable
Shift	SHR (Note)	reg, CL	11+2·n	11+2·n	11+2·n	11+2·n
		mem, CL	EA+19+2·T+2·n	EA+16+T+2·n	EA+19+2·T+2·n	EA+16+T+2·n
		reg, imm8	9+2·n	9+2·n	9+2·n	9+2·n
		mem, imm8	EA+15+2·T+2·n	EA+12+T+2·n	EA+15+2·T+2·n	EA+12+T+2·n
	SHRA (Note)	reg, 1	8	8	8	8
		mem, 1	EA+16+2·T	EA+13+T	EA+16+2·T	EA+13+T
		reg, CL	11+2·n	11+2·n	11+2·n	11+2·n
		mem, CL	EA+19+2·T+2·n	EA+16+T+2·n	EA+19+2·T+2·n	EA+16+T+2·n
		reg, imm8	9+2·n	9+2·n	9+2·n	9+2·n
		mem, imm8	EA+15+2·T+2·n	EA+12+T+2·n	EA+15+2·T+2·n	EA+12+T+2·n
Rotate	ROL (Note)	reg, 1	8	8	8	8
		mem, 1	EA+16+2·T	EA+13+T	EA+16+2·T	EA+13+T
		reg, CL	11+2·n	11+2·n	11+2·n	11+2·n
		mem, CL	EA+19+2·T+2·n	EA+16+T+2·n	EA+19+2·T+2·n	EA+16+T+2·n
		reg, imm8	9+2·n	9+2·n	9+2·n	9+2·n
		mem, imm8	EA+15+2·T+2·n	EA+12+T+2·n	EA+15+2·T+2·n	EA+12+T+2·n
	ROR (Note)	reg, 1	8	8	8	8
		mem, 1	EA+16+2·T	EA+13+T	EA+16+2·T	EA+13+T
		reg, CL	11+2·n	11+2·n	11+2·n	11+2·n
		mem, CL	EA+19+2·T+2·n	EA+16+T+2·n	EA+19+2·T+2·n	EA+16+T+2·n
		reg, imm8	9+2·n	9+2·n	9+2·n	9+2·n
		mem, imm8	EA+15+2·T+2·n	EA+12+T+2·n	EA+15+2·T+2·n	EA+12+T+2·n
	ROLC (Note)	reg, 1	8	8	8	8
		mem, 1	EA+16+2·T	EA+13+T	EA+16+2·T	EA+13+T
		reg, CL	11+2·n	11+2·n	11+2·n	11+2·n
		mem, CL	EA+19+2·T+2·n	EA+16+T+2·n	EA+19+2·T+2·n	EA+16+T+2·n
reg, imm8		9+2·n	9+2·n	9+2·n	9+2·n	
mem, imm8		EA+15+2·T+2·n	EA+12+T+2·n	EA+15+2·T+2·n	EA+12+T+2·n	
RORC (Note)	reg, 1	8	8	8	8	
	mem, 1	EA+16+2·T	EA+13+T	EA+16+2·T	EA+13+T	

Note: n: Shift count

In-struction group	Mnemonic	Operand	No. of clocks			
			Byte operation		Word operation	
			On-chip RAM access enable	On-chip RAM access disable	On-chip RAM access enable	On-chip RAM access disable
Rotate	RORC (Note)	reg, CL	11+2·n	11+2·n	11+2·n	11+2·n
		mem, CL	EA+19+2·T+2·n	EA+16+T+2·n	EA+19+2·T+2·n	EA+16+T+2·n
		reg, imm8	9+2·n	9+2·n	9+2·n	9+2·n
		mem, imm8	EA+15+2·T+2·n	EA+12+T+2·n	EA+15+2·T+2·n	EA+12+T+2·n
Sub-routine control	CALL	near-proc	—	—	21+T	17+T
		regptr16	—	—	21+T	17+T
		memptr16	—	—	EA+24+2·T	EA+22+2·T
		far-proc	—	—	36+2·T	32+2·T
		memptr32	—	—	EA+32+4·T	EA+20+4·T
	RET		—	—	19+T	19+T
		pop-value	—	—	19+T	19+T
			—	—	27+2·T	27+2·T
pop-value		—	—	28+2·T	28+2·T	
Stack handling	PUSH	mem16	—	—	EA+16+2·T	EA+12+2·T
		reg16	—	—	13+T	9+T
		sreg	—	—	10+T	7
		PSW	—	—	9+T	6
		R	—	—	74+8·T	50
		imm8	—	—	12+T	9
		imm16	—	—	13+T	10
	POP	mem16	—	—	EA+14+2·T	EA+11+T
		reg16	—	—	11+T	11+T
		sreg	—	—	12+T	12+T
		PSW	—	—	13+T	13+T
		R	—	—	74+8·T	58
	PREPARE (Note 2)	imm16, imm8	When imm8=0 When imm8=1 When imm8=n where n>1,		26+T 37+2·T 44+19(n-1)2·n·T	
	DISPOSE		—	—	11+T	11+T

Note 1: n: Shift count

Note 2: n: Procedure block depth (lexical level)

In-struction group	Mnemonic	Operand	No. of clocks			
			Byte operation		Word operation	
			On-chip RAM access enable	On-chip RAM access disable	On-chip RAM access enable	On-chip RAM access disable
Branch	BR	near-label	—	—	12	12
		short-label	—	—	12	12
		regptr16	—	—	13	13
		memptr16	—	—	EA+16+T	EA+16+T
		far-label	—	—	15	15
		memptr32	—	—	EA+23+2·T	EA+23+2·T
(Note) Condi-tional branch	BV	short-label	—	—	15/8	15/8
	BVN	short-label	—	—	15/8	15/8
	BC/BL	short-label	—	—	15/8	15/8
	BNC/BNL	short-label	—	—	15/8	15/8
	BE/BZ	short-label	—	—	15/8	15/8
	BNE/BNZ	short-label	—	—	15/8	15/8
	BNH	short-label	—	—	15/8	15/8
	BH	short-label	—	—	15/8	15/8
	BN	short-label	—	—	15/8	15/8
	BP	short-label	—	—	15/8	15/8
	BPE	short-label	—	—	15/8	15/8
	BPO	short-label	—	—	15/8	15/8
	BLT	short-label	—	—	15/8	15/8
	BGE	short-label	—	—	15/8	15/8
	BLE	short-label	—	—	15/8	15/8
	BGT	short-label	—	—	15/8	15/8
	DBNZNE	short-label	—	—	17/8	17/8
	DBNZE	short-label	—	—	17/8	17/8
	BCWZ	short-label	—	—	15/8	15/8
BTCLR	sfr, imm3 short-label	29	29	—	—	
Inter-rupt	BRK	3	—	—	50+5·T	38+5·T
		imm8(≠3)	—	—	51+5·T	39+5·T
	BRKV		—	—	50+5·T	38+5·T
	RETI		—	—	42+3·T	36+T
	RETRBI		—	—	12	12
	FINT		2	2	2	2
	CHKIND	reg16, mem32	—	—	EA+24+2·T	EA+24+2·T

Note: The numeric value to the left of / under No. of clocks applies when the condition is true; the numeric value to the right of / applies when the condition is false.

In-struction group	Mnemonic	Operand	No. of clocks				
			Byte operation		Word operation		
			On-chip RAM access enable	On-chip RAM access disable	On-chip RAM access enable	On-chip RAM access disable	
Inter-rupt	BRKCS	reg16	—	—	15	15	
	TSKSW	REG16	—	—	20	20	
CPU control	HALT		—	—	—	—	
	STOP		—	—	—	—	
	POLL		—	—	—	—	
	DI		4	4	4	4	
	EI		12	12	12	12	
	BUSLOCK		2	2	2	2	
	FPO1	fp-op		—	—	55+5·T	43+5·T
		fp-op, mem		—	—	55+5·T	43+5·T
	FPO2	fp-op		—	—	55+5·T	43+5·T
		fp-op, mem		—	—	55+5·T	43+5·T
NOP		4	4	4	4		
(Note)			2	2	2	2	

Note: Segment override prefix (DS0:, DS1:, PS:, SS:)

3.0 ELECTRICAL SPECIFICATION




3.1 FOR μ PD70320, μ PD70320(A), μ PD70322, μ PD70322(A), μ PD70327, μ PD79011

ABSOLUTE MAXIMUM RATINGS ($T_a = 25\text{ }^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITIONS	RATING	UNIT
Supply Voltage	V_{DD}		-0.5 to +7.0	V
Input Voltage	V_{TH}		-0.5 to $V_{DD} + 0.5$	V
	V_I		-0.5 to $V_{DD} + 0.5$	V
Output Voltage	V_O		-0.5 to $V_{DD} + 0.5$	V
Output Current Low	I_{OL}	Each output pin	4.0	mA
		Total	50	mA
Output Current High	I_{OH}	Each output pin	-2.0	mA
		Total	-20	mA
Operating Ambient Temperature	T_{opt}		-40 to +85	$^\circ\text{C}$
Storage Temperature	T_{stg}		-65 to +150	$^\circ\text{C}$

OSCILLATOR CHARACTERISTICS

($T_a = -40$ to $+85\text{ }^\circ\text{C}$, $V_{DD} = +5.0\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $0\text{ V} \leq V_{TH} \leq V_{DD} + 0.1\text{ V}$)

CONFIGURATION	RECOMMENDED CIRCUIT	PARAMETER	70322, 70320, 70322(A), 70320(A)		70322-8, 70320-8, 70322(A)-8, 70320(A)-8		UNIT
			MIN.	MAX.	MIN.	MAX.	
Internal Oscillator (Ceramic or Crystal Resonator)		Oscillator frequency (f_{OX})	4	10	4	16	MHz
External Clock	<p>①</p>  <p>HCMOS Inverter</p> <p>or</p> <p>②</p>  <p>HCMOS Inverter</p> <p>Open</p>	X1 input frequency (f_X)	4	10	4	16	MHz
		X1 rise/fall time (t_{XR} , t_{XF})	0	20	0	20	ns
		X1 input high-/low-level width (t_{WXH} , t_{WXL})	35	250	20	250	ns

- Cautions**
1. Mount the capacitors and crystal or ceramic resonator as close to pins X1 and X2 as possible.
 2. Do not route other signal lines through the  area.

RECOMMENDED OSCILLATOR CONSTANT

Ceramic resonator

MANUFACTURER	PRODUCT NUMBER	RECOMMENDED CONSTANTS	
		C1 [pF]	C2 [pF]
Kyocera Corp.	KBR-10.0M <i>Note 1</i>	33	33
Murata Mfg. Co., Ltd.	CSA7.37MT040 <i>Note 2</i>	100	100
	CSA10.0MT <i>Note 1</i>	47	47
	CSA11.0MT <i>Note 2</i>		
	CSA16.0MX040 <i>Note 1</i>	30	30
TDK	FCR10.0M2S <i>Note 2</i>	30	30
	FCR16.0M2S <i>Note 2</i>	15	6
	FCR16.0M2G <i>Note 2</i>	22	10

Notes 1. The operating temperature for the ceramic resonators ranges from -10 °C to +70 °C.

2. The operating temperature for the ceramic resonators ranges from -20 °C to +80 °C.

Crystal resonator

MANUFACTURER	PRODUCT NUMBER	RECOMMENDED CONSTANTS	
		C1 [pF]	C2 [pF]
Kinseki Co., Ltd.	HC-49/U(KR-100)	22	22
	HC-49/U(KR-160)	22	22

Remark For more details on the characteristics of the resonators, please contact the manufacturer.

CAPACITANCE ($T_a = 25\text{ }^\circ\text{C}$, $V_{DD} = 0\text{ V}$)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input Capacitance	C_i	$f_c = 1\text{ MHz}$ Unmeasured pins returned to 0 V.			10	pF
Output Capacitance	C_o				20	pF
Input/output Capacitance	C_{io}				20	pF

DC CHARACTERISTICS ($T_a = -40\text{ }^\circ\text{C}$ to $+85\text{ }^\circ\text{C}$, $V_{DD} = +5.0\text{ V} \pm 10\%$)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input Voltage Low	V_{IL}		0		0.8	V
Input Voltage High	V_{IH1}	Except $\overline{\text{RESET}}$, P10/NMI, X1, X2	2.2		V_{DD}	V
	V_{IH2}	$\overline{\text{RESET}}$, P10/NMI, X1, X2	$0.8V_{DD}$		V_{DD}	V
Output Voltage Low	V_{OL}	$I_{OL} = 1.6\text{ mA}$			0.45	V
Output Voltage High	V_{OH}	$I_{OH} = -0.4\text{ mA}$	$V_{DD} - 1.0$			V
Input Current	I_i	$\overline{\text{EA}}$, P10/NMI; $0 \leq V_i \leq V_{DD}$			± 20	μA
Input Leakage Current	I_{iL}	Except $\overline{\text{EA}}$, P10/NMI; $0 \leq V_i \leq V_{DD}$			± 10	μA
Output Leakage Current	I_{oL}	$0 \leq V_o \leq V_{DD}$			± 10	μA
V_{TH} Current	I_{TH}	$0\text{ V} \leq V_{TH} \leq V_{DD}$		0.5	1.0	mA
V _{DD} Supply Current	I_{DD1}	Operating mode	70322, 70320	50	100	mA
			70322-8, 70320-8	65	120	mA
	I_{DD2}	HALT mode	70322, 70320	20	40	mA
			70322-8, 70320-8	25	50	mA
I_{DD3}	STOP mode		10	30	μA	

AC CHARACTERISTICS ($T_a = -40$ to $+85\text{ }^\circ\text{C}$, $V_{DD} = +5.0\text{ V} \pm 10\%$)

PARAMETER	SYMBOL	TEST CONDITION	70322, 70320, 70322(A), 70320(A)		70322-8, 70320-8, 70322(A)-8, 70320(A)-8		UNIT
			MIN.	MAX.	MIN.	MAX.	
X1 Input Cycle Time	t_{CYX}		98	250	62	250	ns
X1 Input High-/Low-Level Width	t_{WHH}, t_{WXL}		35		20		ns
X1 Input Rise/Fall Time	t_{XR}, t_{XF}			20		20	ns
CLKOUT Output Cycle Time	t_{CYK}	$t_x/2$, $T = t_{CYK}$	200	2000	125	2000	ns
CLKOUT Output High-/Low-Level Width	t_{WHH}, t_{WXL}		0.5T-15		0.5T-15		ns
CLKOUT Output Rise/Fall Time	t_{KR}, t_{KF}			15		15	ns
Input Rise/Fall Time	t_{IR}, t_{IF}	Except $\overline{\text{RESET}}$, NMI, X1 and X2		20		20	ns
	t_{IR}, t_{IF}	$\overline{\text{RESET}}$, NMI		30		30	ns
Output Rise/Fall Time	t_{OR}, t_{OF}	Except CLKOUT		20		20	ns

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
Address Delay Time from CLKOUT	tDKA			90	ns
Data Input Delay Time from Address	tDADR			$(n + 1.5)T - 90$	ns
Data Delay Time from $\overline{\text{MREQ}} \downarrow$	tDMRD			$(n + 1)T - 75$	ns
Data Delay Time from $\overline{\text{MSTB}} \downarrow$	tDMSD			$(n + 0.5)T - 75$	ns
$\overline{\text{MSTB}} \downarrow$ Delay Time from $\overline{\text{MREQ}} \downarrow$	tDMRMS		0.5T - 35	0.5T + 35	ns
$\overline{\text{MREQ}}$ Low-Level Width	tWMRL		$(n + 1)T - 30$	$(n + 1)T + 30$	ns
Address Hold Time (from $\overline{\text{MREQ}} \uparrow$)	tHMA		0.5T - 30		ns
Data Input Hold Time (from $\overline{\text{MREQ}} \uparrow$)	tHMOR		0		ns
Control Signal Recovery Time	tRVC		T - 25		ns
Data Output Delay Time from Address	tDADW			0.5T + 50	ns
Address Setup Time (to $\overline{\text{MREQ}} \downarrow$)	tDAMR		0.5T - 30		ns
Address Setup Time (to $\overline{\text{MSTB}} \downarrow$)	tDAMS		T - 30		ns
$\overline{\text{MSTB}}$ Low-Level Width	tWMSL		$(n + 0.5)T - 30$	$(n + 0.5)T + 30$	ns
Data Output Setup Time (to $\overline{\text{MSTB}} \uparrow$)	tSDM		$(n + 1)T - 50$		ns
Data Output Hold Time (from $\overline{\text{MSTB}} \uparrow$)	tHMDW		0.5T - 30		ns
Address Setup Time (to $\overline{\text{IOSTB}} \downarrow$)	tDAIS		0.5T - 30		ns
Data Delay Time from $\overline{\text{IOSTB}} \downarrow$	tDISD			$(n + 1)T - 90$	ns
$\overline{\text{IOSTB}}$ Low-Level Width	tWISL		$(n + 1)T - 30$		ns
Address Hold Time (from $\overline{\text{IOSTB}} \uparrow$)	tHSA		0.5T - 30		ns
Data Input Hold Time (from $\overline{\text{IOREQ}} \uparrow$)	tHSOR		0		ns
Data Output Setup Time (to $\overline{\text{IOSTB}} \uparrow$)	tDSIS		$(n + 1)T - 50$		ns
Data Output Hold Time (from $\overline{\text{IOSTB}} \uparrow$)	tHSOW		0.5T - 30		ns
$\overline{\text{DMARQ}}$ Setup Time (to $\overline{\text{MREQ}} \downarrow$)	tSDAQ	Demand release mode		1T	ns
$\overline{\text{DMARQ}}$ Hold Time (from $\overline{\text{DMAAK}} \downarrow$)	tHDAQ	Demand release mode	0		ns
$\overline{\text{DMAAK}}$ Output Low-Level Width	tWDMRL	Read mode	$(n + 1.5)T - 30$		ns
TC \downarrow Delay Time from $\overline{\text{DMAAK}} \downarrow$	tDDATC			0.5T + 50	ns
TC Low-Level Width	tWTCL		2T - 30		ns
$\overline{\text{DMAAK}}$ Output Low-Level Width	tWDMWL	Write mode	$(n + 1)T - 30$		ns
Address Setup Time (to $\overline{\text{REFRQ}} \downarrow$)	tDARF		0.5T - 30		ns
$\overline{\text{REFRQ}}$ Low-Level Width	tWRFL		$(n + 1)T - 30$		ns
Address Hold Time (from $\overline{\text{REFRQ}} \uparrow$)	tHRFA		0.5T - 30		ns
$\overline{\text{RESET}}$ Low-Level Width	tWRSL1	STOP mode release/ power-ON reset	30		ms
	tWRSL2	System rest	5		μs
READY Setup Time (to $\overline{\text{MREQ}} \downarrow$, $\overline{\text{IOSTB}} \downarrow$)	tSCRY0	$n \geq 2$		T - 100	ns
	tSCRY	$n \geq 3$		$(n - 1)T - 100$	ns

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
READY Hold Time (from $\overline{\text{MREQ}} \downarrow$, $\overline{\text{IOSTB}} \downarrow$)	t_{HCRY0}	$n = 2$	1T		ns
	t_{HCRY}	$n \geq 3$	$(n - 1)T$		ns
	t_{HCRY1}	$n \geq 3$	$(n - 2)T$		ns
HLD $\overline{\text{RQ}}$ Setup Time (to CLKOUT \uparrow)	t_{SHOK}		30		ns
HLD $\overline{\text{AK}} \downarrow$ Delay Time from CLKOUT \uparrow	t_{DKHA}			80	ns
HLD $\overline{\text{AK}} \downarrow$ Delay Time from Bus Float	t_{CFHA}		1T - 50		ns
Bus Output Delay Time from HLD $\overline{\text{AK}} \uparrow$	t_{DHAC}		1T - 50		ns
HLD $\overline{\text{AK}} \uparrow$ Delay Time from HLD $\overline{\text{RQ}} \downarrow$	t_{DHOHA}			3T + 160	ns
Bus Output Delay Time from HLD $\overline{\text{RQ}} \downarrow$	t_{DHQC}		3T + 30		ns
HLD $\overline{\text{RQ}}$ Low-Level Width	t_{WHQL}		1.5T		ns
HLD $\overline{\text{AK}}$ Low-Level Width	t_{WHAL}		1T		ns
INT, DMARQ Setup Time (to CLKOUT \uparrow)	t_{SIQK}		30		ns
INT, DMARQ High-/Low-Level Width	t_{WIQH} , t_{WIQL}		8T		ns
POLL Setup Time (to CLKOUT \uparrow)	t_{SPLK}		30		ns
NMI High-/Low-Level Width	t_{WNIH} , t_{WNIL}		5		μs
CTS Low-Level Width	t_{WCTL}		2T		ns
INT Setup Time (to CLKOUT \uparrow)	t_{SIRK}		30		ns
INT $\overline{\text{AK}} \downarrow$ Delay Time from CLKOUT \downarrow	t_{DKIA}			80	ns
INT Hold Time (from INT $\overline{\text{AK}} \downarrow$)	t_{HIAIQ}		0		ns
INT $\overline{\text{AK}}$ Low-Level Width	t_{WIAL}		2T - 30		ns
INT $\overline{\text{AK}}$ High-Level Width	t_{WIAH}		1T - 30		ns
Data Delay Time from INT $\overline{\text{AK}} \downarrow$	t_{DIAD}			2T - 130	ns
Data Hold Time (from INT $\overline{\text{AK}} \uparrow$)	t_{HIAD}		0	0.5T	ns
SCK $\overline{0}$ Cycle Time	t_{CYTK}		1000		ns
SCK $\overline{0}$ High-/Low-Level Width	t_{WSTH} , t_{WSTL}		450		ns
TxD Delay Time from SCK $\overline{0} \downarrow$	t_{DTKD}			210	ns
TxD Hold Time (from SCK $\overline{0} \downarrow$)	t_{HTKD}		20		ns
CTS $\overline{0}$ Cycle Time	t_{CYRK}		1000		ns
CTS $\overline{0}$ High-/Low-Level Width	t_{WSRH} , t_{WSRL}		420		ns
RxD Setup/Hold Time (to/from CTS $\overline{0} \uparrow$)	t_{SRDK} , t_{HKRD}		80		ns

Remark n indicates the number of wait states. No wait is "n = 0".

COMPARATOR CHARACTERISTICS ($T_a = -40\text{ }^\circ\text{C}$ to $+85\text{ }^\circ\text{C}$, $V_{DD} = +5.0\text{ V} \pm 10\%$)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Comparator Accuracy	V_{ACOMP}				± 100	mV
Threshold Voltage	V_{TH}		0		$V_{DD} + 0.1$	V
Compare Time	t_{COMP}		64		65	t _{cyk}
PT Input Voltage	V_{IPT}		9		V_{DD}	V

DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA HOLDING CHARACTERISTICS($T_a = -40$ to $+85\text{ }^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	MAX.	UNIT
Data Hold Supply Voltage	V_{DDOH}		2.5	5.5	V
V_{DD} Rise/Fall Time	t_{rVD}, t_{fVD}		200		μs

3.2 FOR μ PD70325-8, μ PD70325-10

Absolute Maximum Ratings ($T_a = 25^\circ\text{C}$)

Parameter	Symbol	Test conditions	Rating	Unit
Supply voltage	V_{DD}		-0.5 to +7.0	V
	V_{TH}		-0.5 to $V_{DD}+0.5$	V
Input voltage	V_I		-0.5 to $V_{DD}+0.5$	V
Output voltage	V_O		-0.5 to $V_{DD}+0.5$	V
Low level output current	I_{OL}	Per pin	4.0	mA
		Total, all output	50	mA
High level output current	I_{OH}	Per pin	-2.0	mA
		Total, all output	-20	mA
Operating temperature	T_{opt}		-10 to +70	$^\circ\text{C}$
Storage temperature	T_{stg}		-65 to +150	$^\circ\text{C}$

Caution 1: Do not directly connect output (or input/output) pins of IC products to each other or to V_{DD} or V_{CC} or GND. However, open drain pins and open collector pins can be connected to each other.

Direct connection can be made at an external circuit where timing design is made to avoid output collision with pins which become high impedance.

Caution 2: If one of the parameters exceeds the absolute maximum ratings even instantaneously, the product quality may be damaged. This means that the absolute maximum ratings are rated values which may physically damage the products. Preferably, use the products at values less than the absolute maximum ratings.

The specifications and test conditions listed under the DC and AC characteristics are the range in which the normal operation and quality of the product are guaranteed.

Oscillator characteristics

uPD70325-8 ($T_a = -10$ to $+70^\circ\text{C}$, $V_{DD} = +5.0\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$,
 $0\text{V} \leq V_{TH} \leq V_{DD} + 0.1\text{V}$)

uPD70325-10 ($T_a = -10$ to $+70^\circ\text{C}$, $V_{DD} = +5.0\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$,
 $0\text{V} \leq V_{TH} \leq V_{DD} + 0.1\text{V}$)

Oscillator	Recommended circuit	Parameter	uPD70325-8		uPD70325-10		Unit
			MIN.	MAX.	MIN.	MAX.	
Ceramic oscillator or crystal resonator		Oscillation frequency (f_{XX})	4	16	4	20	MHz
External clock	①	X1 input frequency (f_X)	4	16	4	20	MHz
		X1 input rising, falling time (t_{XR} , t_{XF})	0	20	0	15	ns
	Or	②	X1 input high, low level width (t_{WXH} , t_{WXL})	20		16	

Remarks 1: Place the oscillation circuit as near the X1 and X2 pins as possible.

2: Do not pass other signal lines through the shaded area.

Recommended oscillation circuit constant

- (1) The following are recommended for ceramic resonators and external capacitance.

Manufacturer	Product Name	Recommended Constant	
		C1 [pF]	C2 [pF]
Murata Mfg.	CSA16.00MX040	30	30
	CSA20.00MX040	10	10
TDK	FCR16.0M2G	30	30

- (2) The following are recommended for crystal resonators and external capacitance.

Manufacturer	Product Name	Recommended Constant	
		C1[pF]	C2[pF]
Kinseki	HC-49/U (KR-100)	22	22
	HC-49/U (KR-160)	22	22
	HC-49/U (KR-200)	22	22

Remarks: For such as characteristics of each oscillator, confirm to the each maker.

Capacitance ($T_a = 25^\circ\text{C}$, $V_{DD} = 0\text{ V}$)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C_I	$f_C=1\text{ MHz}$ Pins other than the measured pin: 0V			10	pF
Output capacitance	C_O				20	pF
Input/output capacitance	C_{IO}				20	pF

DC characteristics

uPD70325-8 (Ta=-10 to +70°C, V_{DD}=+5.0V±10%)

uPD70325-10 (Ta=-10 to +70°C, V_{DD}=+5.0V±5%)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input voltage low	V _{IL}		0		0.8	V
Input voltage high	V _{IH1}	Other than $\overline{\text{RESET}}$, P10/NMI, X1, X2	2.2		V _{DD}	V
	V _{IH2}	$\overline{\text{RESET}}$, P10/NMI, X1, X2	0.8 V _{DD}		V _{DD}	V
Output voltage low	V _{OL}	I _{OL} =1.6 mA			0.45	V
Output voltage high	V _{OH}	I _{OH} =-0.4 mA	V _{DD} -1.0			V
Input current	I _I	$\overline{\text{EA}}$, P10/NMI; 0 ≤ V _I ≤ V _{DD}			±20	µA
Input leakage current	I _{LI}	Other than $\overline{\text{EA}}$ and P10/NMI; 0 ≤ V _I ≤ V _{DD}			±10	µA
Output leakage current	I _{LO}	0 ≤ V _O ≤ V _{DD}			±10	µA
V _{TH} current	I _{TH}	0 V ≤ V _{TH} ≤ V _{DD}		0.5	1.0	mA
V _{DD} supply	I _{DD1}	Operating model	uPD70325-8	65	120	mA
			uPD70325-10	95	130	mA
	I _{DD2}	HALT mode	uPD70325-8	25	50	mA
			uPD70325-10	30	55	mA
	I _{DD3}	STOP mode		10	30	µA

AC characteristics

(1) uPD70325-8 ($T_a = -10$ to $+70^\circ\text{C}$, $V_{DD} = +5.0\text{V} \pm 10\%$)

Parameter	Symbol	Test conditions	MIN.	MAX.	Unit
X1 input cycle time	t_{CYX}		62	250	ns
X1 input high/low level width	t_{WXH} t_{WXL}		20		ns
X1 input rising/falling time	t_{XR} t_{XF}			20	ns
CLKOUT output cycle time	t_{CYK}	$f_X/2$, $T = t_{CYK}$	125	2000	ns
CLKOUT output high/low level width	t_{WKH} t_{WKL}		0.5T-15		ns
CLKOUT output rising/falling time	t_{KR} t_{KF}			15	ns
Input rising/falling time	t_{IR} t_{IF}	Other than RESET, NMI, X1 and X2		20	ns
	t_{IRS} t_{IFS}	RESET, NMI		30	ns
Output rising/falling time	t_{OR} t_{OF}	Other than CLKOUT		20	ns
Address delay time from CLKOUT	t_{DKA}		15	90	ns
Data input delay time from address	t_{DADR}			$(n+1.5)T-70$	ns
Data delay time from $\overline{\text{MREQ}} \downarrow$	t_{DMRD}			$(n+1)T-60$	ns
Data delay time from $\overline{\text{MSTB}} \downarrow$	t_{DMSD}			$(n+0.5)T-60$	ns
$\overline{\text{MSTB}} \downarrow$ delay time from $\overline{\text{MREQ}} \downarrow$	t_{DMRMS}		0.5T-35	0.5T+35	ns
$\overline{\text{MREQ}}$ low level width	t_{WMRL}		$(n+1)T-30$	$(n+1)T+30$	ns
Address hold time (from $\overline{\text{MREQ}} \downarrow$)	t_{HMA}		0.5T-30		ns

(to be continued)

(cont'd)

Parameter	Symbol	Test conditions	MIN.	MAX.	Unit
Data input hold time (from $\overline{MREQ}\downarrow$)	t_{HMDR}		0		ns
Control signal recovery time	t_{RVC}		T-25		ns
Data output delay time from address	t_{DADW}		0.5T-35	0.5T+50	ns
Address setup time (to $\overline{MREQ}\downarrow$)	t_{DAMR}		0.5T-30		ns
Address setup time (to $\overline{MSTB}\downarrow$)	t_{DAMS}		T-30		ns
\overline{MSTB} low level width	t_{WMSL}		(n+0.5)T-30	(n+0.5)T+30	ns
Data output setup time (to $\overline{MSTB}\downarrow$)	t_{SDM}		(n+1)T-50		ns
Data output hold time (to $\overline{MSTB}\downarrow$)	t_{HMDW}		0.5T-30		ns
\overline{IOSTB} Address setup time (to $\overline{IOSTB}\downarrow$)	t_{DAIS}		0.5T-30		ns
Data delay time from $\overline{IOSTB}\downarrow$	t_{DISD}			(n+1)T-60	ns
\overline{IOSTB} low level width	t_{WISL}		(n+1)T-30		ns
Address hold time (from $\overline{IOSTB}\downarrow$)	t_{HISA}		0.5T-30		ns
Data input hold time (from $\overline{IOREQ}\downarrow$)	t_{HISDR}		0		ns
Data output setup time (to $\overline{IOSTB}\downarrow$)	t_{SDIS}		(n+1)T-50		ns
Data output hold time (from $\overline{IOSTB}\downarrow$)	t_{HISDW}		0.5T-30		ns
\overline{DMARQ} setup time (to $\overline{MREQ}\downarrow$)	t_{SDADQ}	Demand release mode, n \geq 2		(n-1)T-50	ns
\overline{DMARQ} hold time (from $\overline{DMAAK}\downarrow$)	t_{HDADQ}	Demand release mode	0		ns
\overline{DMAAK} output low level width	t_{WDMRL}	Read operation	(n+1.5)T-30		ns
\overline{TC} delay time from $\overline{DMAAK}\downarrow$	t_{DDATC}			0.5T+50	ns
\overline{TC} low level width	t_{WTCL}		(n+2)T-30		ns
\overline{DMAAK} output low level width	t_{WDMWL}	Write operation	(n+1)T-30		ns

(to be continued)

(cont'd)

Parameter	Symbol	Test conditions	MIN.	MAX.	Unit
Address setup time (to REFRQ↓)	t _{DARF}		0.5T-30		ns
REFRQ low level width	t _{WRFL}		(n+1)T-30		ns
Address hold time (from REFRQ↓)	t _{HRFA}		0.5T-30		ns
RESET low level width	t _{WRSL1}	STOP mode release/power ON reset	30		ms
	t _{WRSL2}	System reset	5		us
READY setup time (to MREQ↓, IOSTB↓)	t _{SCRYO}	n ≥ 2		T-100	ns
	t _{SCRY}	n ≥ 3		(n-1)T-100	ns
READY hold time (from MREQ↓, IOSTB↓)	t _{HCRYO}	n = 2	T		ns
	t _{HCRY}	n ≥ 3	(n-1)T		ns
	t _{HCRY1}	n ≥ 3	(n-2)T		ns
HLDRQ setup time (to CLKOUT↓)	t _{SHQK}		30		ns
HLDAR↓ delay time from CLKOUT↓	t _{DKHA}		15	80	ns
HLDAR↓ delay time from bus float	t _{CFHA}		T-50		ns
Bus output delay time from HLDAR↓	t _{DHAC}		T-50		ns
HLDAR↓ delay time from HLDRQ↓	t _{DHQHA}			3T+160	ns
Bus output delay time from HLDRQ↓	t _{DBQC}		3T+30		ns
HLDRQ low level width	t _{WBQL}		1.5T		ns
HLDAR low level width	t _{WHAL}		T		ns
INT, DMARQ setup time (to CLKOUT↓)	t _{SIQK}		30		ns
INT, DMARQ high/ low level width	t _{WIQH'} t _{WIQL}		8T		ns
POLL setup time (to CLKOUT↓)	t _{SPLK}		2T		ns
NMI high/low level width	t _{WNIH'} t _{WNIL}		5		us

(to be continued)

(cont'd)

Parameter	Symbol	Test conditions	MIN.	MAX.	Unit
CTS low level width	t_{WCTL}		2T		ns
INT setup time (to CLKOUT \downarrow)	t_{SIRK}		30		ns
\overline{INTAK} \downarrow delay time from CLKOUT \downarrow	t_{DKIA}		15	80	ns
INT hold time (from \overline{INTAK})	t_{HIAIQ}		0		ns
\overline{INTAK} low level width	t_{WIAL}		2T-30		ns
\overline{INTAK} high level width	t_{WIAH}		T-30		ns
Data delay time from INTAK \downarrow	t_{DIAD}			2T-130	ns
Data hold time (from \overline{INTAK} \downarrow)	t_{HIAD}		0	0.5T	ns
\overline{SCKO} cycle time	t_{CYTK}		1000		ns
\overline{SCKO} high/low level width	t_{WSTH} t_{WSTL}		450		ns
TxD delay time from \overline{SCKO} \downarrow	t_{DTRD}			210	ns
TxD hold time (from \overline{SCKO} \downarrow)	t_{HTRD}		20		ns
$\overline{CTS0}$ cycle time	t_{CYRK}		1000		ns
$\overline{CTS0}$ high/low level width	t_{WSRH} t_{WSRL}		420		ns
RxD setup/hold time (to/from $\overline{CTS0}$ \downarrow)	t_{SRDK} t_{HKRD}		80		ns

Remarks: n indicates the number of wait states. No wait is "n = 0".

(2) uPD70325-10 ($T_a = -10$ to $+70^\circ\text{C}$, $V_{DD} = +5.0 \text{ V} \pm 5\%$)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
X1 input cycle time	t_{CYX}		49	250	ns
X1 input high/low level width	t_{WXH} t_{WXL}		16		ns
X1 input rising/falling time	t_{XR} t_{XF}			15	ns
CLKOUT output cycle time	t_{CYK}	$f_x/2$, $T=t_{CYK}$	100	2000	ns
CLKOUT output high/low level width	t_{WKH} t_{WKL}		0.5T-12		ns
CLKOUT output rising/falling time	t_{KR} t_{KF}			12	ns
Input rising/falling time	t_{IR} t_{IF}	Other than RESET, NMI, X1 and X2		20	ns
	t_{IRS} t_{IFS}	RESET, NMI		30	ns
Output rising/falling time	t_{OR} t_{OF}	Other than CLKOUT		15	ns
Address delay time from CLKOUT	t_{DKA}		15	75	ns
Data input delay time from address	t_{DADR}			$(n+1.5)T-60$	ns
Data delay time from $\overline{\text{MREQ}} \downarrow$	t_{DMRD}			$(n+1)T-50$	ns
Data delay time from $\overline{\text{MSTB}} \downarrow$	t_{DMSD}			$(n+0.5)T-50$	ns
$\overline{\text{MSTB}} \downarrow$ delay time from $\overline{\text{MREQ}} \downarrow$	t_{DMRMS}		0.5T-20	0.5T+30	ns
$\overline{\text{MREQ}}$ low level width	t_{WMRL}		$(n+1)T-25$	$(n+1)T+25$	ns

(to be continued)

(cont'd)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
Address hold time (from $\overline{\text{MREQ}}\downarrow$)	t_{HMA}		0.5T-30		ns
Data input hold time (from $\overline{\text{MREQ}}\downarrow$)	t_{HMDR}		0		ns
Control signal recovery time	t_{RVC}		T-25		ns
Data output delay time from address	t_{DADW}		0.5T-30	0.5T+50	ns
Address setup time (to $\overline{\text{MREQ}}\downarrow$)	t_{DAMR}		0.5T-30		ns
Address setup time (to $\overline{\text{MSTB}}\downarrow$)	t_{DAMS}		T-30		ns
$\overline{\text{MSTB}}$ low level width	t_{WMSL}		(n+0.5)T-25	(n+0.5)T+25	ns
Data output setup time (to $\overline{\text{MSTB}}\downarrow$)	t_{SDM}		(n+1)T-50		ns
Data output hold time (from $\overline{\text{MSTB}}\downarrow$)	t_{HMDW}		0.5T-30		ns
Address setup time (to $\overline{\text{IOSTB}}\downarrow$)	t_{DAIS}		0.5T-30		ns
Data delay time from $\overline{\text{IOSTB}}\downarrow$	t_{DISD}			(n+1)T-50	ns
$\overline{\text{IOSTB}}$ low level width	t_{WISL}		(n+1)T-25		ns
Address hold time (from $\overline{\text{IOSTB}}\downarrow$)	t_{HISA}		0.5T-30		ns
Data input hold time (from $\overline{\text{IOREQ}}\downarrow$)	t_{HISDR}		0		ns
Data output setup time (to $\overline{\text{IOSTB}}\downarrow$)	t_{SDIS}		(n+1)T-50		ns
Data output hold time (from $\overline{\text{IOSTB}}\downarrow$)	t_{HISDW}		0.5T-30		ns
$\overline{\text{DMARQ}}$ setup time (to $\overline{\text{MREQ}}\downarrow$)	t_{SDADQ}	Demand release mode, n \geq 2		(n-1)T-50	ns

(to be continued)

(cont'd)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
$\overline{\text{DMA}}\overline{\text{RQ}}$ hold time (from $\overline{\text{DMA}}\overline{\text{A}}\overline{\text{K}}\downarrow$)	t_{HDADQ}	Demand release mode	0		ns
$\overline{\text{DMA}}\overline{\text{A}}\overline{\text{K}}$ output low level width	t_{WDMRL}	Read operation	$(n+1.5)T-25$		ns
$\overline{\text{TC}}\downarrow$ delay time from $\overline{\text{DMA}}\overline{\text{A}}\overline{\text{K}}\downarrow$	t_{DDATC}			$0.5T+35$	ns
$\overline{\text{TC}}$ low level width	t_{WTCL}		$(n+2)T-25$		ns
$\overline{\text{DMA}}\overline{\text{A}}\overline{\text{K}}$ output low level width	t_{WDMWL}	Write operation	$(n+1)T-25$		ns
Address setup time (to $\overline{\text{REF}}\overline{\text{RQ}}\downarrow$)	t_{DARF}		$0.5T-30$		ns
$\overline{\text{REF}}\overline{\text{RQ}}$ low level width	t_{WRFL}		$(n+1)T-25$		ns
Address hold time (from $\overline{\text{REF}}\overline{\text{RQ}}\downarrow$)	t_{HRFA}		$0.5T-30$		ns
RESET low level width	t_{WRSL1}	STOP mode release/power ON reset	30		ms
	t_{WRSL2}	System reset	5		us
READY setup time (to $\overline{\text{M}}\overline{\text{R}}\overline{\text{E}}\overline{\text{Q}}\downarrow$, $\overline{\text{I}}\overline{\text{O}}\overline{\text{S}}\overline{\text{T}}\overline{\text{B}}\downarrow$)	t_{SCRY0}	$n \geq 2$		T-80	ns
	t_{SCRY}	$n \geq 3$		$(n-1)T-80$	ns
READY hold time (from $\overline{\text{M}}\overline{\text{R}}\overline{\text{E}}\overline{\text{Q}}\downarrow$, $\overline{\text{I}}\overline{\text{O}}\overline{\text{S}}\overline{\text{T}}\overline{\text{B}}\downarrow$)	t_{HCRY0}	$n = 2$	T		ns
	t_{HCRY}	$n \geq 3$	$(n-1)T$		ns
	t_{HCRY1}	$n \geq 3$	$(n-2)T$		ns
HLDRQ setup time (to $\overline{\text{CLK}}\overline{\text{OUT}}\downarrow$)	t_{SBQK}		25		ns
$\overline{\text{HL}}\overline{\text{D}}\overline{\text{A}}\overline{\text{K}}\downarrow$ delay time from $\overline{\text{CLK}}\overline{\text{OUT}}\downarrow$	t_{DKHA}		15	70	ns
$\overline{\text{HL}}\overline{\text{D}}\overline{\text{A}}\overline{\text{K}}\downarrow$ delay time from bus float	t_{CFHA}		T-35		ns

(to be continued)

(cont'd)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
Bus output delay time from $\overline{\text{HLDAK}} \downarrow$	t_{DHAC}		T-35		ns
$\overline{\text{HLDAK}} \downarrow$ delay time from $\overline{\text{HLDRQ}} \downarrow$	t_{DHQHA}			3T+160	ns
Bus output delay time from $\overline{\text{HLKRQ}} \downarrow$	t_{DHQC}		3T+30		ns
$\overline{\text{HLDRQ}}$ low level width	t_{WHQL}		1.5T		ns
$\overline{\text{HLDAK}}$ low level width	t_{WHAL}		T		ns
INT, $\overline{\text{DMARQ}}$ setup time (to $\overline{\text{CLKOUT}} \downarrow$)	t_{SIQK}		25		ns
INT, $\overline{\text{DMARQ}}$ high/low level width	t_{WIQH} t_{WIQL}		8T		ns
$\overline{\text{POLL}}$ setup time (to $\overline{\text{CLKOUT}} \downarrow$)	t_{SPLK}		25		ns
NMI high/low level width	t_{WNIH} t_{WNIL}		5		us
$\overline{\text{CTS}}$ low level width	t_{WCTL}		2T		ns
INT setup time (to $\overline{\text{CLKOUT}} \downarrow$)	t_{SIRK}		25		ns
$\overline{\text{INTAK}} \downarrow$ delay time from $\overline{\text{CLKOUT}} \downarrow$	t_{DKIA}		15	70	ns
INT hold time (from $\overline{\text{INTAK}} \downarrow$)	t_{HIAIQ}		0		ns
$\overline{\text{INTAK}}$ low level width	t_{WIAL}		2T-2'		ns
$\overline{\text{INTAK}}$ high level width	t_{WIAH}		T-25		ns
Data delay time from $\overline{\text{INTAK}} \downarrow$	t_{DIAD}			2T-100	ns
Data hold time (from $\overline{\text{INTAK}} \downarrow$)	t_{HIAD}		0	0.5T	ns
$\overline{\text{SCKO}}$ cycle time	t_{CYTK}		1000		ns

(to be continued)

(cont'd)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
$\overline{SCK0}$ high/low level width	t_{WSTH} t_{WSTL}		450		ns
TxD delay time from $\overline{SCK0}$ ↓	t_{DTKD}			210	ns
TxD hold time (from $\overline{SCK0}$ ↓)	t_{HTKD}		20		ns
$\overline{CTS0}$ cycle time	t_{CYRK}		1000		ns
$\overline{CTS0}$ high/low level width	t_{WSRH} t_{WSRL}		420		ns
RxD setup/hold time (to/from $\overline{CTS0}$ ↓)	t_{SRDK} t_{HKRD}		80		ns

Remarks: n indicates the number of wait states. No wait is "n = 0".

Comparator characteristics

uPD70325-8 ($T_a = -10$ to $+70^\circ\text{C}$, $V_{DD} = +5.0\text{V} \pm 10\%$)

uPD70325-10 ($T_a = -10$ to $+70^\circ\text{C}$, $V_{DD} = +5.0\text{V} \pm 5\%$)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Comparison accuracy	V_{ACOMP}				± 100	mV
Threshold voltage	V_{TH}		0		$V_{DD} + 0.1$	V
Comparison time	t_{COMP}		64		65	t_{CYK}
PT input voltage	V_{IPT}		0		V_{DD}	V

Data Memory STOP Mode Low Supply Voltage Data Holding Characteristics ($T_a = -10$ to $+70^\circ\text{C}$)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
Data hold supply voltage	V_{DDDR}		2.5	5.5	V
V_{DD} rising/falling time	t_{RVD} , t_{FVD}		200		us

3.3 FOR μ PD70325(A)-9Absolute maximum Ratings ($T_a = 25^\circ\text{C}$)

Parameter	Symbol	Test condition	Rating	Unit
Power supply voltage	V_{DD}		-0.5 to +7.0	V
	V_{TH}		-0.5 to $V_{DD}+0.5$	V
Input voltage	V_I		-0.5 to $V_{DD}+0.5$	V
Output voltage	V_O		-0.5 to $V_{DD}+0.5$	V
Output current low	I_{OL}	1 pin	4.0	mA
		Total, all pins	50	mA
Output current high	I_{OH}	1 pin	-2.0	mA
		Total, all pins	-20	mA
Operating temperature	T_{opt}		-40 to +85	$^\circ\text{C}$
Storage temperature	T_{stg}		-65 to +150	$^\circ\text{C}$

Caution 1: Do not directly connect output (or input/output) pins of IC products to each other or to V_{DD} or V_{CC} or GND. However, open drain pins and open collector pins can be connected to each other.

Direct connection can be made at an external circuit where timing design is made to avoid output collision with pins which become high impedance.

Caution 2: If one of the parameters exceeds the absolute maximum ratings even instantaneously, the product quality may be damaged. This means that the absolute maximum ratings are rated values which may physically damage the products. Preferably, use the products at values less than the absolute maximum ratings.

The specifications and test conditions listed under the DC and AC characteristics are the range in which the normal operation and quality of the product are guaranteed.

Oscillator Characteristics

uPD70325(A)-9 ($T_a = -40$ to $+85^\circ\text{C}$, $V_{DD} = +5.0\text{ V} \pm 5\%$, $V_{SS} = 0\text{ V}$, $0\text{ V} \leq V_{TH} \leq V_{DD} + 0.1\text{ V}$)

Resonator	Recommended circuit	Parameter	MIN.	MAX.	Unit
Ceramic resonator or crystal resonator		Oscillation frequency (f_{XX})	4	18	MHz
External clock		X1 input frequency (f_X)	4	18	MHz
		X1 input rising, falling time (t_{XR} , t_{XF})	0	15	ns
		X1 high, low level width (t_{WXH} , t_{WXL})	17		ns

Remarks 1: Place the oscillation circuit as near the X1 and X2 pins as possible.

2: Do not pass other signal lines through the shaded area.

Capacitance ($T_a = 25^\circ\text{C}$, $V_{DD} = 0\text{ V}$)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C_I	$f_C = 1\text{ MHz}$ Unmeasured pins returned to 0 V			10	P_F
Output capacitance	C_O				20	P_F
I/O capacitance	C_{IO}				20	P_F

DC Characteristics

uPD70325(A)-9 ($T_a = -40$ to $+85^\circ\text{C}$, $V_{DD} = +5.0\text{ V} \pm 5\%$)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input voltage low	V_{IL}		0		0.8	V
Input voltage high	V_{IH1}	Other than $\overline{\text{RESET}}$, P10/ NMI, X1, X2	2.2		V_{DD}	V
	V_{IH2}	$\overline{\text{RESET}}$, P10/NMI, X1, X2	0.8 V_{DD}		V_{DD}	V
Output voltage low	V_{OL}	$I_{OL} = 1.6\text{ mA}$			0.45	V
Output voltage high	V_{OH}	$I_{OH} = -0.4\text{ mA}$	V_{DD} -1.0			V
Input current	I_I	$\overline{\text{EA}}$, P10/NMI; $0 \leq V_I \leq V_{DD}$			± 20	μA
Input leakage current	I_{LI}	Other than $\overline{\text{EA}}$, P10/NMI; $0 \leq V_I \leq V_{DD}$			± 10	μA
Output leakage current	I_{LO}	$0 \leq V_O \leq V_{DD}$			± 10	μA
V_{TH} current	I_{TH}	$0\text{ V} \leq V_{TH} \leq V_{DD}$		0.5	1.0	mA
V_{DD} supply current	I_{DD1}	Operating mode		95	130	mA
	I_{DD2}	HALT mode		30	55	mA
	I_{DD3}	STOP mode		15	35	μA

AC Characteristics

uPD70325(A)-9 (Ta = -40 to +85°C, V_{DD} = +5.0 V ±5%)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
X1 input cycle time	t _{CYX}		55	250	ns
X1 input high/low level width	t _{WXH} t _{WXL}		17		ns
X1 input rising/falling time	t _{XR} t _{XF}			15	ns
CLKOUT output cycle time	t _{CYK}	f _X /2, T = t _{CYK}	111	2000	ns
CLKOUT output high/low level width	t _{WKH} t _{WKL}		0.5T-12		ns
CLKOUT output rising/falling time	t _{KR} t _{KF}			12	ns
Input rising/falling time	t _{IR} t _{IF}	Other than RESET, NMI, X1 and X2		20	ns
	t _{IRS} t _{IFS}	RESET, NMI		30	ns
Output rising/falling time	t _{OR} t _{OF}	Other than CLKOUT		15	ns
Address delay time from CLKOUT	t _{DKA}		15	80	ns
Data input delay time from address	t _{DADR}			(n+1.5)T-60	ns
Data delay time from HREQ↓	t _{DMRD}			(n+1)T-50	ns
Data delay time from HSTB↓	t _{DMSD}			(n+0.5)T-50	ns

(to be continued)

(cont'd)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
MSTB ↓ delay time from MREQ ↓	t_{DMRMS}		0.5T-30	0.5T+30	ns
MREQ low level width	t_{WMRL}		(n+1)T-25	(n+1)T+25	ns
Address hold time (from MREQ ↓)	t_{HMA}		0.5T-35		ns
Data input hold time (from MREQ ↓)	t_{HMDR}		0		ns
Control signal recovery time	t_{RVC}		T-25		ns
Data output delay time from address	t_{DADW}			0.5T+50	ns
Address setup time (to MREQ ↓)	t_{DAMR}		0.5T-35		ns
Address setup time (to MSTB ↓)	t_{DAMS}		T-30		ns
MSTB low level width	t_{WMSL}		(n+0.5)T-25	(n+0.5)T+25	ns
Data output setup time (to MSTB ↓)	t_{SDM}		(n+1)T-50		ns
Data output hold time (from MSTB ↓)	t_{HMDW}		0.5T-35		ns
Address setup time (to IOSTB ↓)	t_{DAIS}		0.5T-35		ns
Data delay time from IOSTB ↓	t_{DISD}			(n+1)T-50	ns
IOSTB low level width	t_{WISL}		(n+1)T-25		ns
Address hold time (from IOSTB ↓)	t_{HISA}		0.5T-30		ns
Data input hold time (from IOREQ ↓)	t_{HISDR}		0		ns
Data output setup time (to IOSTB ↓)	t_{SDIS}		(n+1)T-50		ns
Data output hold time (from IOSTB ↓)	t_{HISDW}		0.5T-35		ns

(to be continued)

(cont'd)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
$\overline{\text{DMARQ}}$ setup time (to $\overline{\text{MREQ}} \downarrow$)	t_{SDADQ}	Demand release mode, $n \geq 2$		$(n-1)T-50$	ns
$\overline{\text{DMARQ}}$ hold time (from $\overline{\text{DMAAK}} \downarrow$)	t_{HDADQ}	Demand release mode	0		ns
$\overline{\text{DMAAK}}$ output low level width	t_{WDMRL}	Read operation	$(n+1.5)T-25$		ns
$\overline{\text{TC}} \downarrow$ delay time from $\overline{\text{DMAAK}} \downarrow$	t_{DDATC}			$0.5T+35$	ns
$\overline{\text{TC}}$ low level width	t_{WTCL}		$(n+2)T-25$		ns
$\overline{\text{DMAAK}}$ output low level width	t_{WDMWL}	Write operation	$(n+1)T-25$		ns
Address setup time (to $\overline{\text{REFRQ}} \downarrow$)	t_{DARF}		$0.5T-35$		ns
$\overline{\text{REFRQ}}$ low level width	t_{WRFL}		$(n+1)T-25$		ns
Address hold time (from $\overline{\text{REFRQ}} \downarrow$)	t_{HRFA}		$0.5T-35$		ns
$\overline{\text{RESET}}$ low level width	t_{WRSL1}	STOP mode release/power ON reset	30		ns
	t_{WRSL2}	System reset	5		us
READY setup time (to $\overline{\text{MREQ}} \downarrow$, $\overline{\text{IOSTB}} \downarrow$)	t_{SCRYO}	$n \geq 2$		$T-80$	ns
	t_{SCRY}	$n \geq 3$		$(n-1)T-80$	ns
READY hold time (from $\overline{\text{MREQ}} \downarrow$, $\overline{\text{IOSTB}} \downarrow$)	t_{HCRYO}	$n = 2$	T		ns
	t_{HCRY}	$n \geq 3$	$(n-1)T$		ns
	t_{HCRY1}	$n \geq 3$	$(n-2)T$		ns
HLDRQ setup time (to $\text{CLKOUT} \downarrow$)	t_{SHQK}		25		ns
$\overline{\text{HLDAK}} \downarrow$ delay time from $\text{CLKOUT} \downarrow$	t_{DKHA}		15	75	ns

(to be continued)

(cont'd)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
$\overline{\text{HLDAR}}$ delay time from bus float	t_{CFHA}		T-35		ns
Bus output delay time from $\overline{\text{HLDAR}}$ ↓	t_{DHAC}		T-35		ns
$\overline{\text{HLDAR}}$ delay time from $\overline{\text{HLDRQ}}$ ↓	t_{DHQHA}			3T+160	ns
Bus output delay time from $\overline{\text{HLDRQ}}$	t_{DHQC}		3T+30		ns
$\overline{\text{HLDRQ}}$ low level width	t_{WHQL}		1.5T		ns
$\overline{\text{HLDAR}}$ low level width	t_{WHAL}		T		ns
INT, DMARQ setup time (to $\overline{\text{CLKOUT}}$ ↓)	t_{SIQK}		25		ns
INT, DMARQ high/low level width	t_{WIQH} t_{WIQL}		8T		ns
$\overline{\text{POLL}}$ setup time (to $\overline{\text{CLKOUT}}$ ↓)	t_{SPLK}		25		ns
NMI high/low level width	t_{WNIH} t_{WNIL}		5		ns
$\overline{\text{CTS}}$ low level width	t_{WCTL}		2T		ns
INT setup time (to $\overline{\text{CLKOUT}}$ ↓)	t_{SIRK}		25		ns
$\overline{\text{INTAK}}$ delay time from $\overline{\text{CLKOUT}}$ ↓	t_{DKIA}		15	75	ns
INT hold time (from $\overline{\text{INTAK}}$ ↓)	t_{HAIQ}		0		ns
$\overline{\text{INTAK}}$ low level width	t_{WIAL}		2T-25		ns
$\overline{\text{INTAK}}$ high level width	t_{WIAH}		T-25		ns
Data delay time from $\overline{\text{INTAK}}$ ↓	t_{DIAD}			2T-100	ns
Data hold time (from $\overline{\text{INTAK}}$ ↓)	t_{HIAD}		0	0.5T	ns
$\overline{\text{SCKO}}$ cycle time	t_{CYTK}		1000		ns
$\overline{\text{SCKO}}$ high/low level width	t_{WSTH} t_{WSTL}		450		ns

(to be continued)

(cont'd)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
TxD delay time from $\overline{SCK0}$ ↓	t_{DTKD}			210	ns
TxD hold time (from $\overline{SCK0}$ ↓)	t_{HTKD}		20		ns
$\overline{CTS0}$ cycle time	t_{CYRK}		1000		ns
$\overline{CTS0}$ high/low level width	t_{WSRH} t_{WSRL}		420		ns
RxD setup/hold time (to/from $\overline{CTS0}$ ↓)	t_{SRDK} t_{HKRD}		80		ns

Remarks: n indicates the number of wait states. No wait is "n = 0".

Comparator Characteristics

uPD70325(A)-9 ($T_a = -40$ to $+85^\circ\text{C}$, $V_{DD} = +5.0\text{ V} \pm 5\%$)


Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Comparator accuracy	V_{ACOMP}				± 100	mV
Threshold voltage	V_{TH}		0		$V_{DD} + 0.1$	V
Compare time	t_{COMP}		64		65	t_{CYK}
PT input voltage	V_{IPT}		0		V_{DD}	V

Data Memory STOP Mode Low Supply Voltage Data Holding Characteristics ($T_a = -40$ to $+85^\circ\text{C}$)


Parameter	Symbol	Test condition	MIN.	MAX.	Unit
Data hold supply voltage	V_{DDDR}		2.5	5.5	V
V_{DD} rising/falling time	t_{RVD} , t_{FVD}		200		us

3.4 V25 Family Timing Waveforms


DATA HOLDING TIMING



AC TEST INPUT WAVEFORM (EXCEPT RESET, NMI, X1 AND X2)




AC TEST INPUT WAVEFORM (RESET, NMI, X1 AND X2)




AC TEST OUTPUT TEST POINTS


Output and condition: 100 pF



CLOCK TIMING




POLL INPUT TIMING



CTS0 AND CTS1 INPUT TIMING




INTERRUPT INPUT/DMA INPUT TIMING




- $\overline{\text{INTP0}}\text{-}\overline{\text{INTP2}}$, $\overline{\text{DMARQ0}}\text{-}\overline{\text{DMARQ1}}$

RESET INPUT TIMING

When STOP mode is released/at power-on reset:




When system is reset:




READY TIMING

When 2 wait states are inserted:




When (n - 2) extra wait states are inserted [n ≥ 3]:




- *1. In case of memory cycle
- 2. In case of I/O cycle

SERIAL OPERATION


When transmitting data in I/O interface mode




When receiving data in I/O interface mode




READ OPERATION




WRITE OPERATION




I/O READ TIMING




I/O WRITE TIMING




DMA (I/O → MEMORY) TIMING



DMA (MEMORY → I/O) TIMING




REFRESH TIMING




HOLD REQUEST/ACKNOWLEDGE TIMING

Normal mode




Releasing HOLD mode at refreshing time



- A19 to A0, D7 to D0, $\overline{\text{MREQ}}$, $\overline{\text{MSTB}}$, $\overline{\text{IOSTB}}$, R/W

EXTERNAL INTERRUPT REQUEST/ACKNOWLEDGE TIMING



3.5 FOR μ PD70330, μ PD70330(A), μ PD70332, μ PD70332(A), μ PD70337, μ PD79021

ABSOLUTE MAXIMUM RATINGS ($T_a = 25\text{ }^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITION	RATINGS	UNIT
Supply Voltage	V_{DD}		-0.5 to +7.0	V
Input Voltage	V_{TH}		-0.5 to $V_{DD} + 0.5$	V
	V_I		-0.5 to $V_{DD} + 0.5$	V
Output Voltage	V_O		-0.5 to $V_{DD} + 0.5$	V
Output Low Current	I_{OL}	Each output pin	4.0	mA
		Total	50	mA
Output High Current	I_{OH}	Each output pin	-2.0	mA
		Total	-20	mA
Operation Temperature	T_{opt}		-40 to +85	$^\circ\text{C}$
Storage Temperature	T_{stg}		-65 to +150	$^\circ\text{C}$

OSCILLATOR CHARACTERISTICS

($T_a = -40\text{ }^\circ\text{C}$ to $+85\text{ }^\circ\text{C}$, $V_{DD} = +5.0\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$, $0\text{ V} \leq V_{TH} \leq V_{DD} + 0.1\text{ V}$)

CONFIGURATION	RECOMMENDED CIRCUIT	PARAMETER	MIN.	MAX.	UNIT
Internal Oscillator (Ceramic ^{Note 1} or Crystal Resonator ^{Note 2})		Oscillation frequency (f_{xx})	4	16	MHz
External Clock	① or ②	X1 input frequency (f_x)	4	16	MHz
		X1 rise, fall time (t_{xR} , t_{xF})	0	20	ns
		X1 input high, low level width (t_{wXH} , t_{wXL})	20	250	ns

- Caution**
1. Mount the capacitors and crystal or ceramic resonator as close to pins X1 and X2 as possible.
 2. Do not route other signal lines through the area.

Recommended Oscillator Constants

Ceramic resonator

Manufacturer	Product number	Recommended constants	
		C1 (pF)	C2 (pF)
Kyocera	KBR-10.0M <small>Note 1</small>	33	33
Murata	CSA7.37MT040 <small>Note 2</small>	100	100
	CSA10.0MT <small>Note 1</small>	47	47
	CSA11.0MT <small>Note 2</small>		
	CSA16.0MX040 <small>Note 1</small>	30	30
TDK	FCR10.0M2S <small>Note 2</small>	30	30
	FCR16.0M2S <small>Note 2</small>	15	6
	FCR16.0M2G <small>Note 2</small>	22	10

Note 1. The operation temperature range is -10 to $+70$ °C if these oscillators are used.

2. The operation temperature range is -20 to $+80$ °C if these oscillators are used.

Crystal resonator

Manufacturer	Product number	Recommended constants	
		C1 (pF)	C2 (pF)
Kinseki	HC-49/U(KR-100)	22	22
	HC-49/U(KR-160)	22	22

Remark For such as characteristics of each resonator, confirm to the each manufacturer.

CAPACITANCE ($T_a = 25\text{ }^\circ\text{C}$, $V_{DD} = 0\text{ V}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Capacitance	C_i	$f_c = 1\text{ MHz}$ Unmeasured pins returned to 0 V			10	pF
Output Capacitance	C_o				20	pF
Input/output Capacitance	C_{io}				20	pF

DC CHARACTERISTICS ($T_a = -40\text{ }^\circ\text{C}$ to $+85\text{ }^\circ\text{C}$, $V_{DD} = +5.0\text{ V} \pm 10\%$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Low Voltage	V_{IL}		0		0.8	V
Input High Voltage	V_{IH1}	Except $\overline{\text{RESET}}$, P10/NMI, X1, or X2	2.2		V_{DD}	V
	V_{IH2}	$\overline{\text{RESET}}$, P10/NMI, X1, X2	$0.8 V_{DD}$		V_{DD}	V
Output Low Voltage	V_{OL}	$I_{OL} = 1.6\text{ mA}$			0.45	V
Output High Voltage	V_{OH}	$I_{OH} = -0.4\text{ mA}$	V_{DD} -1.0			V
Input Current	I_i	EA, P10/NMI; $0 \leq V_i \leq V_{DD}$			± 20	μA
Input Leakage Current	I_{Li}	Except $\overline{\text{EA}}$, P10/NM; $0 \leq V_i \leq V_{DD}$			± 10	μA
Output Leakage Current	I_{LO}	$0 \leq V_o \leq V_{DD}$			± 10	μA
V_{TH} Current	I_{TH}	$0\text{ V} \leq V_{TH} \leq V_{DD}$		0.5	1.0	mA
V_{DD} Supply Current	I_{DD1}	Operation mode		65	120	mA
	I_{DD2}	HALT mode		25	50	mA
	I_{DD3}	STOP mode		10	30	μA

AC CHARACTERISTICS ($T_a = -40\text{ }^\circ\text{C}$ to $+85\text{ }^\circ\text{C}$, $V_{DD} = +5.0\text{ V} \pm 10\%$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT
X1 Input Cycle Time	tcyx		62	250	ns
X1 Input High Low Level Width	twxh, twxl		20		ns
X1 Input Rise, Fall Time	txr, txf			20	ns
CLKOUT Output Cycle Time	tcyk	$f_x/2$, $T = t_{cyk}$	125	2000	ns
CLKOUT Output High, Low Level Width	twkh, twkl		0.5T-15		ns
CLKOUT Output Rise, Fall Time	tkr, tkf			15	ns
Input Rise, Fall Time	tir, tif	Except $\overline{\text{RESET}}$, MNI, X1, X2		20	ns
	tirs, tifs	$\overline{\text{RESET}}$, NMI		30	ns
Output Rise, Fall Time	tor, tof	Except CLKOUT		2	ns
CLKOUT → Address Delay Time	tdka			90	ns
Address → Data Input Delay Time	tdadr			$(n+1.5)T-90$	ns
$\overline{\text{MREQ}} \downarrow \rightarrow$ Data Delay Time	tmdrd			$(n+2)T-75$	ns
$\overline{\text{MSTB}} \downarrow \rightarrow$ Data Delay Time	tdmsd			$(n+1)T-75$	ns
$\overline{\text{MREQ}} \downarrow \rightarrow \overline{\text{MSTB}} \downarrow$ Data Delay Time	tDMRMS1	Read operation	T-35	T+35	ns
	tDMRMS2	Write operation	$(n+1)T-35$	$(n+1)T+35$	ns
$\overline{\text{MREQ}}$ Low Level Width	twlrl		$(n+2)T-30$	$(n+2)T+30$	ns
$\overline{\text{MREQ}} \downarrow \rightarrow$ Address Hold Time	tHMRA		0.5T-30		ns
Address Hold Time from $\overline{\text{MREQ}} \uparrow$	tHMA		0.5T-30		ns
Data Input Hold Time from $\overline{\text{MREQ}} \uparrow$	tHMDR		0		ns
Control Signal Recovery Time	trvc		T-25		ns
Address → Data Output Delay Time	tdadw			0.5T+50	ns

PARAMETER	SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT
Address Setting Time from $\overline{\text{MREQ}} \downarrow$	tDAMR		0.5T-30		ns
$\overline{\text{R/W}} \rightarrow \overline{\text{MSTB}} \downarrow$ Delay Time	tDRMS		0.5T-30		ns
	tDWMS		(n+0.5)T-30		ns
$\overline{\text{MSTB}}$ Low Level Width	tWMSL1	Read operation	(n+1)T-30		ns
	tWMSL2	Write operation	1T-30	1T+30	ns
Data Output Set Up Time to $\overline{\text{MSTB}} \uparrow$	tSDM		(n+2)T-50		ns
Address Setting Time from $\overline{\text{IOSTB}} \downarrow$	tDAIS		0.5T-30		ns
$\overline{\text{IOSTB}} \downarrow \rightarrow$ Data Delay Time	tDISD			(n+1)T-90	ns
$\overline{\text{MREQ}} \downarrow \rightarrow \overline{\text{IOSTB}} \downarrow$ Delay Time	tDMRIS		1T-35		ns
$\overline{\text{IOSTB}}$ Low Level Width	twISL		(n+1)T-30		ns
Address Hold Time from $\overline{\text{IOSTB}} \uparrow$	thISA		0.5T-30		ns
Data Input Hold Time from $\overline{\text{IOSTB}} \uparrow$	thISDR		0		ns
Data Output Setup Time from $\overline{\text{IOSTB}} \uparrow$	tSDIS		(n+2)T-50		ns
$\overline{\text{DMARQ}}$ Setup Time from $\overline{\text{MREQ}} \downarrow$	tSDADQ	Demand release mode		1T	ns
$\overline{\text{DMARQ}}$ Hold Time from $\overline{\text{DMAAK}} \downarrow$	tHDADQ	Demand release mode	0		ns
$\overline{\text{DMAAK}}$ Output Low Level Width	tWDMRL	Read operation	(n+2.5)T-30		ns
$\overline{\text{DMAAK}} \downarrow \rightarrow \overline{\text{TC}} \downarrow$ Delay Time	tDDATC			0.5T+50	ns
$\overline{\text{TC}}$ Low Level Width	twTCL		2T-30		ns
$\overline{\text{DMAAK}}$ Output Low Level Width	tWDMWL	Write operation	(n+2)T-30		ns
Address Setting Time from $\overline{\text{REFRQ}} \downarrow$	tDARF		0.5T-30		ns
$\overline{\text{REFRQ}}$ Low Level Width	tWRFL		(n+2)T-30		ns
Address Hold Time from $\overline{\text{REFRQ}} \uparrow$	thRFA		0.5T-30		ns

PARAMETER	SYMBOL	TEST CONDITION	MAX.	MAX.	UNIT
RESET Low Level Width	twRSL1	STOP mode release/ power-on reset	30		ms
	twRSL2	System reset	5		μs
READY Setup Time (MREQ ↓)	tscRY0	$n \geq 2$		2T-100	ns
	tscRY	$n \geq 3$		nT-100	ns
READY Hold Time (MREQ ↓)	thcRY0	$n = 2$	2T		ns
	thcRY	$n \geq 3$	nT		ns
	thcRY1	$n \geq 3$	(n-1)T		ns
READY Setup Time (IOSTB ↓)	tssRY0	$n \geq 2$		T-100	ns
	tssRY	$n \geq 3$		(n-1)T-100	ns
READY Hold Time (IOSTB ↓)	thSRy0	$n = 2$	1T		ns
	thSRy	$n \geq 3$	(n-1)T		ns
	thSRy1	$n \geq 3$	(n-2)T		ns
HLDRO Setup Time to CLKOUT ↑	tshQK		30		ns
CLKOUT ↑ → HLDAR, Delay Time	tdKHA			80	ns
Bus Float → HLDAR ↓ Delay Time	tcFHA		1T-50		ns
HLDAR ↑ → Bus Output Delay Time	tdHAC		1T-50		ns
HLDRO ↓ → HLDAR ↑ Delay Time	tdHQHA			3T+160	ns
HLDRO ↓ → Bus Output Delay Time	tdHQC		3T+30		ns
HLDRO Low Level Width	twhQL		1.5T		ns
HLDAR Low Level Width	twhAL		1T		ns
INTDMARQ Setup Time to CLKOUT ↑	tsIQK		30		ns
INTDMARQ High, Low Level Width	twIQH, twIQL		8T		ns

PARAMETER	SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT
POLL Setup Time to CLKOUT ↑	tsPLK		30		ns
NMI High, Low Level Width	tWNIH, tWNIL		5		μs
CTS Low Level Width	tWCTL		2T		ns
INT Setup Time to CLKOUT ↑	tsIRK		30		ns
CLKOUT ↓ → INTAK ↓ Delay Time	tdKIA			80	ns
INT Hold Time to INTAK ↓	tHIAIQ		0		ns
INTAK Low Level Width	tWIAL		2T-30		ns
INTAK High Level Width	tWIAH		1T-30		ns
INTAK ↓ → Data Delay Time	tdIAD			2T-130	ns
Data Hold Time from INTAK ↑	tHIAD		0	0.5T	ns
SCK0 Cycle Time	tcYTK		1000		ns
SCK0 High, Low Level Width	tWSTH, tWSTL		450		ns
SCK0 ↓ → TxD Delay Time	tdTKD			210	ns
SCK0 ↓ → TxD Hold Time	tHTKD		20		ns
CTS0 Cycle Time	tcYRK		1000		ns
CTS0 High Low Level Width	tWSRH, tWSRL		420		ns
RxD Setup Hold Time (CTS0 ↑)	tsRDK, tHKRD		80		ns

Remark n denotes the number of wait states. n = 0 denotes no wait.

COMPARATOR CHARACTERISTICS ($T_a = -40\text{ }^\circ\text{C}$ to $+85\text{ }^\circ\text{C}$, $V_{DD} = +5.0\text{ V} \pm 10\%$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Comparison Accuracy	V_{COMP}				± 100	mV
Threshold Voltage	V_{TH}		0		$V_{DD}+0.1$	V
Comparison time	t_{COMP}		64		65	t _{cyk}
PT Input Voltage	V_{IPT}		0		V_{DD}	V

DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION

($T_a = -40\text{ }^\circ\text{C}$ to $+85\text{ }^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT
Data Retention Supply Voltage	V_{DDDR}		2.5	5.5	V
V_{DD} Rise, Fall Time	t_{RVD} , t_{FVD}		200		μs

3.6 FOR μ PD70335-8, μ PD70335-10Absolute maximum ratings ($T_a=25^\circ\text{C}$)

Parameter	Symbol	Test condition	Ratings	Unit
Power supply voltage	V_{DD}		-0.5 to +7.0	V
	V_{TH}		-0.5 to $V_{DD}+0.5$	V
Input voltage	V_I		-0.5 to $V_{DD}+0.5$	V
Output voltage	V_O		-0.5 to $V_{DD}+0.5$	V
Output low current	I_{OL}	Per pin	4.0	mA
		Total, all output	50	mA
Output high current	I_{OH}	Per pin	-2.0	mA
		Total, all output	-20	mA
Operation temperature	T_{opt}		-10 to +70	$^\circ\text{C}$
Storage temperature	T_{stg}		-65 to +150	$^\circ\text{C}$

Oscillator characteristics

uPD70335-8 ($T_a = -10$ to $+70^\circ\text{C}$, $V_{DD} = +5.0\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, $0\text{V} \leq V_{TH} \leq V_{DD} + 0.1\text{V}$)

uPD70335-10 ($T_a = -10$ to $+70^\circ\text{C}$, $V_{DD} = +5.0\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$, $0\text{V} \leq V_{TH} \leq V_{DD} + 0.1\text{V}$)

Resonator	Recommended circuit	Parameter	uPD70335-8		uPD70335-10		Unit
			MIN.	MAX.	MIN.	MAX.	
Ceramic resonator or crystal resonator		Oscillation frequency (f_{XX})	4	16	4	20	MHz
External clock	<p>①</p> <p>HCMOS inverter</p>	X1 input frequency (f_X)	4	16	4	20	MHz
	<p>or</p> <p>②</p> <p>HCMOS inverter</p>	X1 input rising, falling time (t_{XR} , t_{XF})	0	20	0	15	ns
			X1 input high, low level width (t_{WXH} , t_{WXL})	20		16	

Remarks 1: Put the oscillator near to the X1 and X2 pins as much as possible.

2: Do not pass any other signal line through the shaded area.

Recommended oscillator constant

- (1) The following ceramic resonators and external capacitors are recommended:

Manufacturer	Part number	Recommended constant	
		C1[pF]	C2[pF]
MURATA	CSA16.00MX040	30	30
	CSA20.00MX040	10	10
TDK	FCR16.0M2G	30	30

- (2) The following crystal resonators and external capacitors are recommended:

Manufacturer	Part number	Recommended constant	
		C1[pF]	C2[pF]
KINSEKI	HC-49/U (KR-100)	22	22
	HC-49/U (KR-160)	22	22
	HC-49/U (KR-200)	22	22

Remarks: For such as characteristics of each oscillator, confirm to the each maker.

Capacitance ($T_a=25^\circ\text{C}$, $V_{DD}=0\text{ V}$)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_I	$f_C=1\text{ MHz}$ Unmeasured pins returned to 0 V			10	pF
Output capacitance	C_O				20	pF
Input/output capacitance	C_{IO}				20	pF

DC characteristics

uPD70335-8 (Ta=-10 to +70°C, V_{DD}=+5.0V±10%)

uPD70335-10 (Ta=-10 to +70°C, V_{DD}=+5.0V±5%)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit	
Input low voltage	V _{IL}		0		0.8	V	
Input high voltage	V _{IH1}	Except for $\overline{\text{RESET}}$, P10/NMI, X1, or X2	2.2		V _{DD}	V	
	V _{IH2}	$\overline{\text{RESET}}$, P10/NMI, X1, X2	0.8V _{DD}		V _{DD}	V	
Output low voltage	V _{OL}	I _{OL} =1.6 mA			0.45	V	
Output high voltage	V _{OH}	I _{OH} =-0.4 mA	V _{DD} -1.0			V	
Input current	I _I	EA, P10/NMI; 0 ≤ V _I ≤ V _{DD}			±20	μA	
Input leakage current	I _{LI}	Except for EA or P10/NMI; 0 ≤ V _I ≤ V _{DD}			±10	μA	
Output leakage current	I _{LO}	0 ≤ V _O ≤ V _{DD}			±10	μA	
V _{TH} current	I _{TH}	0 V ≤ V _{TH} ≤ V _{DD}		0.5	1.0	mA	
V _{DD} power supply current	I _{DD1}	Operation mode	uPD70335-8		65	120	mA
			uPD70335-10		95	130	
	I _{DD2}	HALT mode	uPD70335-8		25	50	mA
			uPD70335-10		30	55	
I _{DD3}	STOP mode			10	30	μA	

AC characteristics

(1) uPD70335-8 (Ta=-10 to +70°C, V_{DD}=+5.0V±10%)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
X1 input cycle time	t _{CYX}		62	250	ns
X1 input high, low level width	t _{WXH}		20		ns
	t _{WXL}				ns
X1 input rising, falling time	t _{XR}			20	ns
	t _{XF}				ns
CLKOUT output cycle time	t _{CYK}	f _X /2, T=t _{CYK}	125	200	ns
CLKOUT output high, low level width	t _{WKH}		0.5T-15		ns
	t _{WKL}				ns
CLKOUT output rising, falling time	t _{KR}			15	ns
	t _{KF}				ns
Input rising, falling time	t _{IR}	Except for $\overline{\text{RESET}}$, NMI, X1 or X2		20	ns
	t _{IF}				ns
Output rising, falling time	t _{IRS}	RESET, NMI		30	ns
	t _{IFS}				ns
Output rising, falling time	t _{OR}	Except for CLKOUT		20	ns
	t _{OF}				ns

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
CLKOUT → address delay time	t_{DKA}		15	90	ns
Address → data input delay time	t_{DADR}			$(n+1.5)T-70$	ns
$\overline{MREQ} \downarrow \rightarrow$ data delay time	t_{DMRD}			$(n+2)T-60$	ns
$\overline{MSTB} \downarrow \rightarrow$ data delay time	t_{DMSD}			$(n+1)T-60$	ns
$\overline{MREQ} \downarrow \rightarrow \overline{MSTB} \downarrow$ delay time	t_{DMRMS1}	Read operation	T-35	T+35	ns
	t_{DMRMS2}	Write operation	$(n+1)T-35$	$(n+1)T+35$	ns
\overline{MREQ} low level width	t_{WMRL}		$(n+2)T-30$	$(n+2)T+30$	ns
$\overline{MREQ} \downarrow \rightarrow$ Address hold time	t_{HMRA}		0.5T-30		ns
Address hold time from $\overline{MREQ} \uparrow$	t_{HMA}		0.5T-30		ns
Data input hold time from $\overline{MREQ} \uparrow$	t_{HMDR}		0		ns
Control signal recovery time	t_{RVC}		T-25		ns
Address → data output delay time	t_{DADW}		0.5T-35	0.5T+50	ns
Address setup time to $\overline{MREQ} \downarrow$	t_{DAMR}		0.5T-30		ns
Second address setup time to $\overline{MSTB} \downarrow$	t_{DRMS}	Read operation	0.5T-30		ns
	t_{DWMS}	Write operation	$(n+0.5)T-30$		ns
\overline{MSTB} low level width	t_{WMSL1}	Read operation	$(n+1)T-30$		ns
	t_{WMSL2}	Write operation	T-30	T+30	ns
Data output setup time to $\overline{MSTB} \uparrow$	t_{SDM}		$(n+2)T-50$		ns
Address setup time to $\overline{IOSTB} \downarrow$	t_{DAIS}		0.5T-30		ns
$\overline{IOSTB} \downarrow \rightarrow$ data delay time	t_{DISD}			$(n+1)T-60$	ns
$\overline{MREQ} \downarrow \rightarrow \overline{IOSTB} \downarrow$ delay time	t_{DMRIS}		T-35		ns
\overline{IOSTB} low level width	t_{WISL}		$(n+1)T-30$		ns
Address hold time from $\overline{IOSTB} \uparrow$	t_{HISA}		0.5T-30		ns
Data input hold time from $\overline{IOSTB} \uparrow$	t_{HISDR}		0		ns
Data output setup time to $\overline{IOSTB} \uparrow$	t_{SDIS}		$(n+2)T-50$		ns
\overline{DMARQ} setup time to $\overline{MREQ} \downarrow$	t_{SDAQ}	Demand release mode, $n \geq 2$		$(n-1)T-50$	ns
\overline{DMARQ} hold time from $\overline{DMAAK} \downarrow$	t_{HDADQ}	Demand release mode	0		ns
\overline{DMAAK} output low level width	t_{WDMRL}		$(n+2.5)T-30$		ns
$\overline{DMAAK} \downarrow \rightarrow \overline{TC} \downarrow$ delay time	t_{DDATC}			0.5T+50	ns
\overline{TC} low level width	t_{WTCL}		$(n+3)T-30$		ns
\overline{DMAAK} output low level width	t_{WDMWL}		$(n+2)T-30$		ns
Address setup time to $\overline{REFRQ} \downarrow$	t_{DARF}		0.5T-30		ns
\overline{REFRQ} low level width	t_{WRFL}		$(n+2)T-30$		ns
Address hold time from $\overline{REFRQ} \uparrow$	t_{HRFA}		0.5T-30		ns

Remarks: n denotes the number of wait states. When no wait states are inserted, n is 0.

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
$\overline{\text{RESET}}$ low level width	t_{WRSL1}	STOP mode release or power on reset	30		ms
	t_{WRSL2}	System reset	5		us
READY setup time to $\overline{\text{MREQ}} \downarrow$	t_{SCRY0}	$n \geq 2$		2T-100	ns
	t_{SCRY}	$n \geq 3$		nT-100	ns
READY hold time from $\overline{\text{MREQ}} \downarrow$	t_{HCRY0}	$n = 2$	2T		ns
	t_{HCRY}	$n \geq 3$	nT		ns
	t_{HCRY1}	$n \geq 3$	(n-1)T		ns
READY setup time to $\overline{\text{IOSTB}} \downarrow$	t_{SSRY0}	$n \geq 2$		T-100	ns
	t_{SSRY}	$n \geq 3$		(n-1)T-100	ns
READY hold time from $\overline{\text{IOSTB}} \downarrow$	t_{HSRY0}	$n = 2$	T		ns
	t_{HSRY}	$n \geq 3$	(n-1)T		ns
	t_{HSRY1}	$n \geq 3$	(n-2)T		ns
HLDRQ setup time from CLKOUT \downarrow	t_{SHQK}		30		ns
CLKOUT $\uparrow \rightarrow \overline{\text{HLDAK}} \downarrow$ delay time	t_{DKHA}		15	80	ns
Bus float $\rightarrow \overline{\text{HLDAK}} \downarrow$ delay time	t_{CFHA}		T-50		ns
$\overline{\text{HLDAK}} \uparrow \rightarrow$ bus output delay time	t_{DHAC}		T-50		ns
HLDRQ $\downarrow \rightarrow \overline{\text{HLDAK}} \uparrow$ delay time	t_{DHQHA}			3T+160	ns
HLDRQ $\downarrow \rightarrow$ bus output delay time	t_{DHQC}		3T+30		ns
HLDRQ low level width	t_{WHQL}		1.5T		ns
$\overline{\text{HLDAK}}$ low level width	t_{WHAL}		T		ns
INT, DMARQ setup time to CLKOUT \uparrow	t_{SIQK}		30		ns
INT, DMARQ high, low level width	t_{WIQH} t_{WIQL}		8T		ns
$\overline{\text{POLL}}$ setup time to CLKOUT \uparrow	t_{SPLK}		30		ns
NMI high, low level width	t_{WNIH} t_{WNIL}		5		us
$\overline{\text{CTS}}$ low level width	t_{WCTL}		2T		ns
INT setup time to CLKOUT \uparrow	t_{SIRK}		30		ns
CLKOUT $\downarrow \rightarrow \overline{\text{INTAK}} \downarrow$ delay time	t_{DKIA}		15	80	ns
INT hold time from $\overline{\text{INTAK}} \downarrow$	t_{HIAIQ}		0		ns
$\overline{\text{INTAK}}$ low level width	t_{WIAL}		2T-30		ns
$\overline{\text{INTAK}}$ high level width	t_{WIAH}		T-30		ns
$\overline{\text{INTAK}} \downarrow \rightarrow$ data delay time	t_{DIAD}			2T-130	ns
Data hold time from $\overline{\text{INTAK}} \downarrow$	t_{HIAD}		0	0.5T	ns

Remarks: n denotes the number of wait states. When no wait states are inserted, n is 0.

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
$\overline{SCK0}$ cycle time	t_{CYTK}		1000		ns
$\overline{SCK0}$ high, low level width	t_{WSTH} t_{WSTL}		450		ns
$\overline{SCK0} \downarrow \rightarrow$ TxD delay time	t_{DTKD}			210	ns
$\overline{SCK0} \downarrow \rightarrow$ TxD hold time	t_{HTKD}		20		ns
$\overline{CTS0}$ cycle time	t_{CYRK}		1000		ns
$\overline{CTS0}$ high, low level width	t_{WSRH} t_{WSRL}		420		ns
RxD setup time to, hold time from $\overline{CTS0}$	t_{SRDK} t_{HKRD}		80		ns

(2) uPD70335-10 (Ta=-10 to +70°C, V_{DD}=+5.0V±5%)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
X1 input cycle time	t _{CYX}		49	250	ns
X1 input high, low level width	t _{WXH} t _{WXL}		16		ns
X1 input rising, falling time	t _{XR} t _{XF}			15	ns
CLKOUT output cycle time	t _{CYK}	f _X /2, T=t _{CYK}	100	2000	ns
CLKOUT output high, low level width	t _{WKH} t _{WKL}		0.5T-12		ns
CLKOUT output rising, falling time	t _{KR} t _{KF}			12	ns
Input rising, falling time	t _{IR} t _{IF}	Except for RESET, NMI, X1, or X2		20	ns
	t _{IRS} t _{IFS}	RESET, NMI		30	ns
Output rising, falling time	t _{OR} t _{OF}	Except for CLKOUT		15	ns
CLKOUT → address delay time	t _{DKA}		15	75	ns
Address → data input delay time	t _{DADR}			(n+1.5)T-60	ns
MREQ ↓ → data delay time	t _{DMRD}			(n+2)T-50	ns
MSTB ↓ → data delay time	t _{DMSD}			(n+1)T-50	ns
MREQ ↓ → MSTB ↓ delay time	t _{DMRMS1}	Read operation	T-30	T+30	ns
	t _{DMRMS2}	Write operation	(n+1)T-30	(n+1)T+30	ns
MREQ low level width	t _{WMRL}		(n+2)T-25	(n+2)T+25	ns
Address hold time from MREQ ↓	t _{HMRA}		0.5T-25		ns
Data input hold time from MREQ ↓	t _{HMA}		0.5T-30		ns
Data input hold time from MREQ ↓	t _{HMDR}		0		ns
Control signal recovery time	t _{RVC}		T-25		ns
Address → data output delay time	t _{DADW}		0.5T-30	0.5T+50	ns
Address setup time to MREQ ↓	t _{DAMR}		0.5T-30		ns
Second address setup time to MSTB ↓	t _{DRMS}	Read operation	0.5T-30		ns
	t _{DWMS}	Write operation	(n+0.5)T-30		ns
MSTB low level width	t _{WMSL1}	Read operation	(n+1)T-25		ns
	t _{WMSL2}	Write operation	T-20	T+20	ns
Data output setup time to MSTB ↓	t _{SDM}		(n+2)T-50		ns
Address setup time to IOSTB ↓	t _{DAIS}		0.5T-30		ns
IOSTB ↓ → data delay time	t _{DISD}			(n+1)T-50	ns
MREQ ↓ → IOSTB ↓ delay time	t _{DMRIS}		T-30		ns
IOSTB low level width	t _{WISL}		(n+1)T-25		ns
Address hold time from IOSTB ↓	t _{HISA}		0.5T-30		ns
Data input hold time from IOSTB ↓	t _{HISDR}		0		ns
Data output setup time to IOSTB ↓	t _{SDIS}		(n+2)T-50		ns

Remarks: n denotes the number of wait states. When no wait states are inserted, n is 0.

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
$\overline{\text{DMARQ}}$ setup time to $\overline{\text{MREQ}} \downarrow$	t_{SDADQ}	Demand release mode, $n \geq 2$		$(n-1)T-50$	ns
$\overline{\text{DMARQ}}$ hold time from $\overline{\text{DMAAK}} \downarrow$	t_{HDADQ}	Demand release mode	0		ns
$\overline{\text{DMAAK}}$ output low level width	t_{WDMRL}		$(n+2.5)T-25$		ns
$\overline{\text{DMAAK}} \downarrow \rightarrow \overline{\text{TC}} \downarrow$ delay time	t_{DDATC}			$0.5t+35$	ns
$\overline{\text{TC}}$ low level width	t_{WTCL}		$(n+3)T-25$		ns
$\overline{\text{DMAAK}}$ output low level width	t_{WDMWL}		$(n+2)T-25$		ns
Address setup time to $\overline{\text{REFRQ}} \downarrow$	t_{DARE}		$0.5T-30$		ns
$\overline{\text{REFRQ}}$ low level width	t_{WRFL}		$(n+2)T-25$		ns
Address hold time from $\overline{\text{REFRQ}} \uparrow$	t_{HRFA}		$0.5T-30$		ns
$\overline{\text{RESET}}$ low level width	t_{WRSL1}	STOP mode release or power on reset	30		ns
	t_{WRSL2}	System reset	5		us
READY setup time to $\overline{\text{MREQ}} \downarrow$	t_{SCRYO}	$n \geq 2$		$2T-80$	ns
	t_{SCRY}	$n \geq 3$		$nT-80$	ns
READY hold time from $\overline{\text{MREQ}} \downarrow$	t_{HCRYO}	$n=2$	$2T$		ns
	t_{HCRY}	$n \geq 3$	nT		ns
	t_{HCRY1}	$n \geq 3$	$(n-1)T$		ns
READY setup time to $\overline{\text{IOSTB}} \downarrow$	t_{SSRYO}	$n \geq 2$		$T-80$	ns
	t_{SSRY}	$n \geq 3$		$(n-1)T-80$	ns
READY hold time from $\overline{\text{IOSTB}} \downarrow$	t_{HSRYO}	$n=2$	T		ns
	t_{HSRY}	$n \geq 3$	$(n-1)T$		ns
	t_{HSRY1}	$n \geq 3$	$(n-2)T$		ns
HLD $\overline{\text{RQ}}$ setup time to CLKOUT \uparrow	t_{SHQK}		25		ns
CLKOUT $\uparrow \rightarrow \overline{\text{HLD\overline{AK}}} \downarrow$ delay time	t_{DKHA}		15	70	ns
Bus float $\rightarrow \overline{\text{HLD\overline{AK}}} \downarrow$ delay time	t_{CFHA}		$T-35$		ns
$\overline{\text{HLD\overline{AK}}} \uparrow \rightarrow$ bus output delay time	t_{DHAC}		$T-35$		ns
HLD $\overline{\text{RQ}} \downarrow \rightarrow \overline{\text{HLD\overline{AK}}} \uparrow$ delay time	t_{DHQHA}			$3T+160$	ns
HLD $\overline{\text{RQ}} \downarrow \rightarrow$ bus output delay time	t_{DHQC}		$3T+30$		ns
HLD $\overline{\text{RQ}}$ low level width	t_{WHQL}		$1.5T$		ns
$\overline{\text{HLD\overline{AK}}}$ low level width	t_{WHAL}		T		ns
INTP, DMARQ setup time to CLKOUT \uparrow	t_{SIQK}		25		ns
INTP, DMARQ high, low level width	t_{WIQH} t_{WIQL}		8T		ns
POLL setup time to CLKOUT \uparrow	t_{SPLK}		25		ns
NMI high, low level width	t_{WNIH} t_{WNIL}		5		us
$\overline{\text{CTS}}$ low level width	t_{WCTL}		$2T$		ns

Remarks: n denotes the number of wait states. When no wait states are inserted, n is 0.

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
INT setup time to CLKOUT ↓	t_{SIRK}		25		ns
CLKOUT ↓ → $\overline{\text{INTAK}}$ ↓ delay time	t_{DKIA}		15	70	ns
INT hold time from $\overline{\text{INTAK}}$ ↓	t_{HIAIQ}		0		ns
$\overline{\text{INTAK}}$ low level width	t_{WIAL}		2T-25		ns
$\overline{\text{INTAK}}$ high level width	t_{WIAH}		T-25		ns
$\overline{\text{INTAK}}$ ↓ → data delay time	t_{DIAD}			2T-100	ns
Data hold time from $\overline{\text{INTAK}}$ ↓	t_{HIAD}		0	0.5T	ns
$\overline{\text{SCKO}}$ cycle time	t_{CYTK}		1000		ns
$\overline{\text{SCKO}}$ high, low level width	t_{WSTH} , t_{WSTL}		450		ns
$\overline{\text{SCKO}}$ ↓ → TxD delay time	t_{DTRD}			210	ns
$\overline{\text{SCKO}}$ ↓ → TxD hold time	t_{HTRD}		20		ns
$\overline{\text{CTS0}}$ cycle time	t_{CYRK}		1000		ns
$\overline{\text{CTS0}}$ high, low level width	t_{WSRH} , t_{WSRL}		420		ns
RxD setup time to, hold time from $\overline{\text{CTS0}}$	t_{SRDK} , t_{HKRD}		80		ns

Comparator characteristics

uPD70335-8 ($T_a = -10$ to $+70^\circ\text{C}$, $V_{DD} = +5.0\text{V} \pm 10\%$)

uPD70335-10 ($T_a = -10$ to $+70^\circ\text{C}$, $V_{DD} = +5.0\text{V} \pm 5\%$)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Comparison accuracy	V_{ACOMP}				± 100	mV
Threshold voltage	V_{TH}		0		$V_{DD} + 0.1$	V
Comparison time	t_{COMP}		64		65	t_{CYK}
PT input voltage	V_{IPT}		0		V_{DD}	V

Data memory STOP mode low supply voltage data retention characteristics ($T_a = -10$ to $+70^\circ\text{C}$)




Parameter	Symbol	Test condition	MIN.	MAX.	Unit
Data retention supply voltage	V_{DDDR}		2.5	5.5	V
V_{DD} rising, falling time	t_{RVD} , t_{FVD}		200		us

3.7 FOR μ PD70335(A)-9Absolute maximum ratings ($T_a=25^\circ\text{C}$)

Parameter	Symbol	Test condition	Ratings	Unit
Power supply voltage	V_{DD}		-0.5 to +7.0	V
	V_{TH}		-0.5 to $V_{DD}+0.5$	V
Input voltage	V_I		-0.5 to $V_{DD}+0.5$	V
Output voltage	V_O		-0.5 to $V_{DD}+0.5$	V
Output low current	I_{OL}	Per pin	4.0	mA
		Total, all output	50	mA
Output high current	I_{OH}	Per pin	-2.0	mA
		Total, all output	-20	mA
Operation temperature	T_{opt}		-40 to +85	$^\circ\text{C}$
Storage temperature	T_{stg}		-65 to +150	$^\circ\text{C}$

Oscillator characteristics

uPD70335(A)-9 ($T_a = -40$ to $+85^\circ\text{C}$, $V_{DD} = +5.0\text{V} \pm 5\%$, $V_{SS} = 0\text{V}$,
 $0\text{V} \leq V_{TH} \leq V_{DD} + 0.1\text{V}$)

Resonator	Recommended circuit	Parameter	MIN.	MAX.	Unit
Ceramic resonator or crystal resonator		Oscillation frequency (f_{XX})	4	18	MHz
External clock	<p>①</p>  <p>HCMOS inverter</p>	X1 input frequency (f_X)	4	18	MHz
	<p>OR</p> <p>②</p>  <p>HCMOS inverter</p>	X1 input rising, falling time (t_{XR} , t_{XF})	0	15	ns
			X1 input high, low level width (t_{WXH} , t_{WXL})	17	

Remarks 1: Place the oscillator as close as possible to the X1 and X2 pins.

2: Do not pass any other signal line through the shaded portion.

Capacitance ($T_a=25^\circ\text{C}$, $V_{DD}=0\text{ V}$)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C_I	$f_C=1\text{ MHz}$ Unmeasured pins returned to 0 V			10	pF
Output capacitance	C_O				20	pF
Input/output capacitance	C_{IO}				20	pF

DC characteristics

uPD70335(A)-9 ($T_a=-40\text{ to }+85^\circ\text{C}$, $V_{DD}=+5.0\text{V}\pm 5\%$)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input low voltage	V_{IL}		0		0.8	V
Input high voltage	V_{IH1}	Except for $\overline{\text{RESET}}$, P10/NMI, X1, or X2	2.2		V_{DD}	V
	V_{IH2}	$\overline{\text{RESET}}$, P10/NMI, X1, X2	$0.8V_{DD}$		V_{DD}	V
Output low voltage	V_{OL}	$I_{OL}=1.6\text{ mA}$			0.45	V
Output high voltage	V_{OH}	$I_{OH}=-0.4\text{ mA}$	$V_{DD}-1.0$			V
Input current	I_I	$\overline{\text{EA}}$, P10/NMI; $0 \leq V_I \leq V_{DD}$			± 20	μA
Input leakage current	I_{LI}	Except for $\overline{\text{EA}}$ or P10/NMI; $0 \leq V_I \leq V_{DD}$			± 10	μA
Output leakage current	I_{LO}	$0 \leq V_O \leq V_{DD}$			± 10	μA
V_{TH} current	I_{TH}	$0\text{ V} \leq V_{TH} \leq V_{DD}$		0.5	1.0	mA
V_{DD} power supply current	I_{DD1}	Operation mode		95	130	mA
	I_{DD2}	HALT mode		30	55	mA
	I_{DD3}	STOP mode		15	35	μA

AC characteristics

uPD70335(A)-9 (Ta=-40 to +85°C, V_{DD}=+5.0V±5%)

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
X1 input cycle time	t _{CYX}		55	250	ns
X1 input high, low level width	t _{WXH'} t _{WXL}		17		ns
X1 input rising, falling time	t _{XR'} t _{XF}			15	ns
CLKOUT output cycle time	t _{CYK}	f _X /2, T=t _{CYK}	111	2000	ns
CLKOUT output high, low level width	t _{WKH'} t _{WKL}		0.5T-12		ns
CLKOUT output rising, falling time	t _{KR'} t _{KF}			12	ns
Input rising, falling time	t _{IR'} t _{IF}	Except for RESET, NMI, X1 or X2		20	ns
	t _{IRS'} t _{IFS}	RESET, NMI		30	ns
Output rising, falling time	t _{OR'} t _{OF}	Except for CLKOUT		15	ns
CLKOUT → address delay time	t _{DKA}		15	80	ns
Address → data input delay time	t _{DADR}			(n+1.5)T-60	ns
MREQ ↓ → data delay time	t _{DMRD}			(n+2)T-50	ns
MSTB ↓ → data delay time	t _{DMSD}			(n+1)T-50	ns
MREQ ↓ → MSTB ↓ delay time	t _{DMRMS1}	Read operation	T-30	T+30	ns
	t _{DMRMS2}	Write operation	(n+1)T-30	(n+1)T+30	ns
MREQ low level width	t _{WMRL}		(n+2)T-25	(n+2)T+25	ns
MREQ ↓ → address hold time	t _{HMRA}		0.5T-30		ns
Address hold time from MREQ ↓	t _{HMA}		0.5T-35		ns
Data input hold time from MREQ ↓	t _{HMDR}		0		ns
Control signal recovery time	t _{RVC}		T-25		ns
Address → data output delay time	t _{DADW}			0.5T+50	ns
Address setup time to MREQ ↓	t _{DAMR}		0.5T-35		ns
Second address setup time to MSTB ↓	t _{DRMS}	Read operation	0.5T-30		ns
	t _{DWMS}	Write operation	(n+0.5)T-30		ns
MSTB low level width	t _{WMSL1}	Read operation	(n+1)T-25		ns
	t _{WMSL2}	Write operation	T-25	T+25	ns
Data output setup time to MSTB ↓	t _{SDM}		(n+2)T-50		ns
Address setup time to IOSTB ↓	t _{DAIS}		0.5T-30		ns
IOSTB ↓ → data delay time	t _{DISD}			(n+1)T-50	ns
MREQ ↓ → IOSTB ↓ delay time	t _{DMRIS}		T-35		ns
IOSTB low level width	t _{WISL}		(n+1)T-30		ns
Address hold time from IOSTB ↓	t _{HISA}		0.5T-30		ns
Data input hold time from IOSTB ↓	t _{HISDR}		0		ns
Data output setup time to IOSTB ↓	t _{SDIS}		(n+2)T-50		ns

Remarks: n represents the number of wait states. n=0 means no wait.

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
$\overline{\text{DMARQ}}$ setup time to $\overline{\text{MREQ}} \downarrow$	t_{SDADQ}	Demand release mode, $n \geq 2$		$(n-1)T-50$	ns
$\overline{\text{DMARQ}}$ hold time from $\overline{\text{DMAAK}} \downarrow$	t_{HDADQ}	Demand release mode	0		ns
$\overline{\text{DMAAK}}$ output low level width	t_{WDMRL}		$(n+2.5)T-25$		ns
$\overline{\text{DMAAK}} \downarrow \rightarrow \text{TC} \downarrow$ delay time	t_{DDATC}			$0.5T+35$	ns
$\overline{\text{TC}}$ low level width	t_{WTCL}		$(n+3)T-25$		ns
$\overline{\text{DMAAK}}$ output low level width	t_{WDMWL}		$(n+2)T-25$		ns
Address setup time to $\overline{\text{REFRQ}} \downarrow$	t_{DARF}		$0.5T-35$		ns
$\overline{\text{REFRQ}}$ low level width	t_{WRFL}		$(n+2)T-25$		ns
Address hold time from $\overline{\text{REFRQ}} \uparrow$	t_{HRFA}		$0.5T-35$		ns
$\overline{\text{RESET}}$ low level width	t_{WRSL1}	STOP mode release/ power on reset	30		ms
	t_{WRSL2}	System reset	5		us
READY setup time to $\overline{\text{MREQ}} \downarrow$	t_{SCRY0}	$n \geq 2$		$2T-80$	ns
	t_{SCRY}	$n \geq 3$		$nT-80$	ns
READY hold time from $\overline{\text{MREQ}} \downarrow$	t_{HCRY0}	$n=2$	$2T$		ns
	t_{HCRY}	$n \geq 3$	nT		ns
	t_{HCRY1}	$n \geq 3$	$(n-1)T$		ns
READY setup time to $\overline{\text{IOSTB}} \downarrow$	t_{SSRY0}	$n \geq 2$		$T-80$	ns
	t_{SSRY}	$n \geq 3$		$(n-1)T-80$	ns
READY hold time from $\overline{\text{IOSTB}} \downarrow$	t_{HSRY0}	$n=2$	T		ns
	t_{HSRY}	$n \geq 3$	$(n-1)T$		ns
	t_{HSRY1}	$n \geq 3$	$(n-2)T$		ns
HLD $\overline{\text{RQ}}$ setup time to CLKOUT \uparrow	t_{SHQK}		25		ns
CLKOUT $\uparrow \rightarrow \overline{\text{HLDAR}} \downarrow$ delay time	t_{DKHA}		15	75	ns
Bus float $\rightarrow \overline{\text{HLDAR}} \downarrow$ delay time	t_{CFHA}		$T-35$		ns
$\overline{\text{HLDAR}} \uparrow \rightarrow$ bus output delay time	t_{DHAC}		$T-35$		ns
HLD $\overline{\text{RQ}} \downarrow \rightarrow \overline{\text{HLDAR}} \uparrow$ delay time	t_{DHQHA}			$3T+160$	ns
HLD $\overline{\text{RQ}} \downarrow \rightarrow$ bus output delay time	t_{DHQC}		$3T+30$		ns
HLD $\overline{\text{RQ}}$ low level width	t_{WHQL}		$1.5T$		ns
$\overline{\text{HLDAR}}$ low level width	t_{WHAL}		T		ns
INT, $\overline{\text{DMARQ}}$ setup time to CLKOUT \uparrow	t_{SIQK}		25		ns
INT, $\overline{\text{DMARQ}}$ high, low level width	t_{WIQH} t_{WIQL}		$8T$		ns
POLL setup time to CLKOUT \uparrow	t_{SPLK}		30		ns
NMI high, low level width	t_{WNIH} t_{WNIL}		5		us
$\overline{\text{CTS}}$ low level width	t_{WCTL}		$2T$		ns

Remarks: n represents the number of wait states. n=0 means no wait.

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
INT setup time to CLKOUT ↓	t_{SIRK}		25		ns
CLKOUT ↓ → $\overline{\text{INTAK}}$ ↓ delay time	t_{DKIA}		15	75	ns
INT hold time from $\overline{\text{INTAK}}$ ↓	t_{HIAIQ}		0		ns
$\overline{\text{INTAK}}$ low level width	t_{WIAL}		2T-25		ns
$\overline{\text{INTAK}}$ high level width	t_{WIAH}		T-25		ns
$\overline{\text{INTAK}}$ ↓ → data delay time	t_{DIAD}			2T-100	ns
Data hold time from $\overline{\text{INTAK}}$ ↓	t_{HIAD}		0	0.5T	ns
$\overline{\text{SCKO}}$ cycle time	t_{CYTK}		1000		ns
$\overline{\text{SCKO}}$ high, low level width	t_{WSTH} t_{WSTL}		450		ns
$\overline{\text{SCKO}}$ ↓ → TxD delay time	t_{DTKD}			210	ns
$\overline{\text{SCKO}}$ ↓ → TxD hold time	t_{HTKD}		20		ns
$\overline{\text{CTS0}}$ cycle time	t_{CYRK}		1000		ns
$\overline{\text{CTS0}}$ high, low level width	t_{WSRH} t_{WSRL}		420		ns
RxD setup time to $\overline{\text{CTS0}}$, hold time from $\overline{\text{CTS0}}$ ↓	t_{SRDK} t_{HKRD}		80		ns

Comparator characteristics

uPD70335(A)-9 ($T_a = -40$ to $+85^\circ\text{C}$, $V_{DD} = +5.0\text{V} \pm 5\%$)


Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Comparison accuracy	V_{ACOMP}				± 100	mV
Threshold voltage	V_{TH}		0		$V_{DD} + 0.1$	V
Comparison time	t_{COMP}		64		6.5	t_{CYK}
P1 input voltage	V_{IPT}		0		V_{DD}	V

Data memory STOP mode low supply voltage data retention characteristics ($T_a = -40$ to $+85^\circ\text{C}$)


Parameter	Symbol	Test condition	MIN.	MAX.	Unit
Data retention supply voltage	V_{DDDR}		2.5	5.5	V
V_{DD} rising, falling time	t_{RVD} , t_{FVD}		200		us

3.8 V35 Family Timing Waveforms


Data Retention Timing



AC Test Input Waveform (Except \overline{RESET} , NMI, X1, or X2)




AC Test Output Test Points (\overline{RESET} , NMI, X1, or X2)





AC Test Output Test Points


Output load condition: 100 pF



Cock Timing




POLL Input Timing



CTS0-CTS1 Input Timing




Interrupt Input/DMA Input Timing




* $\overline{INTP0}$ - $\overline{INTP2}$, $\overline{DMARQ0}$ - $\overline{DMARQ1}$

\overline{RESET} Input Timing

At release of STOP mode/Power-on reset:




At system reset:




Ready Timing

At insertion of two-wait state:




At insertion of additional (n-2) state [n ≥ 3]:




Note Only I/O cycle output

Serial Operation


At transmission of I/O interface mode:




At receiving I/O interface mode:




Read Operation




Write Operation




I/O Read Timing




IO Write Timing



DMA (I/O → Memory) Timing




Refresh Timing




Hold Request/Acknowledge Timing

Normal mode:




Release of HOLD mode in refresh:




*: A19-A0, D15-D0, MREQ, MSTB, IOSTB, R/W

External Interrupt Request/Acknowledge Timing




4. PACKAGE INFORMATION

94-pin Plastic QFP (□ 20) (Unit: mm)




Detailed Drawing of Pin Tip Shape



S94GJ-80-5BG-2

84-Pin Plastic QFJ (□ 1150) (Unit: mm)



P84L-50A3-2