VIA Nano QuadCore (Isaiah)
Logs
threadsMemory ctrl.
None
cpuCompatible families
VIA Nano (Isaiah)VIA Nano QuadCore (Isaiah II)VIA Eden X2VIA Nano X2 (Isaiah)
cpuFeatures
  • AES
  • AMD64/EM64T
  • AVX
  • BMI1
  • Extended MMX
  • F16C
  • NX Bit
  • SHA
  • SSE
  • SSE2
  • SSE3
  • SSE4.1
  • SSE4.2
  • SSSE3
  • VIA Padlock
actActions
Microarchitecture
CPUID
Foundry TSMC
Die Size 2x 66 mm²
L1 Cache 128 KB (per core)
L2 Cache 1 MB (per core)
Process Size 40 nm
doc 1 document available
Release date
File
Logs
Release date
File
Logs
notes Notes

Improved CNQ stepping "Isaiah" core architecture with added SIMD instructions. CNQ stepping Nano QuadCore processors are MCM consisting of two physical Nano X2 dies per package linked through the northbridge / VIA V4 front side bus.

Disclaimer

The info found in this page might not be entirely correct. Check out this guide to learn how you can improve it.