SiS 55x (SoC)
notes Notes

Overview

The SiS55x provides a high performance/low cost SoC (System on Chip) solution by integrating an x86 compatible processor, high performance North Bridge, advanced hardware GUI engine and Super-South bridge.

Combining with the outstanding integrating power, the advance manufacture technology, and the smart chosen features, the single chip SiS55x is the most suitable solution for a variety of IA (Information Appliance) applications such as thin clients, set-top boxes, home gateways, web PADs, screen phones, stock machines, POS, iDVD, HDTV, VOD, and so on.

The SiS55x integrates a Rise MP6 based x86 processor. It makes use of a 8-stage pipeline and 3-way super-scalar architecture. The Core contains a MMX unit, Memory Management Unit (MMU) split L1 Instruction and Data caches and a fully pipeline floating point unit.

The SiS55x also integrates a 2D GUI accelerator, connected over an internal UltraAGP bus allowing for a maximum of 128MB shared video memory. It can perform very limited 3D operations only.

The built in fast PCI IDE controller supports ATA PIO/DMA with Ultra DMA speeds of 33/66/100.

Audio support is provided by the integrated SiS 7019 AC'97 interface. This provides a digital audio engine and hardware DirectSound acceleration. Audio can be connected to an external compatible audio codec such as the commonly used ADI1881.

drv 2 drivers available
Name
Version
OS support
Arch
Size
Filename
Name
Version
0.745
OS support
Windows XP/2k3
Arch
Size
94.8KB
Filename
Name
Version
1.01
OS support
Windows 2000 Windows XP/2k3
Arch
Size
275.1KB
Filename
doc 2 chipset documents available
Release date
File
Logs
Release date
File
Logs
Release date
File
Logs
Last updated 2024-09-01T18:30:18Z

Disclaimer

The info found in this page might not be entirely correct. Check out this guide to learn how you can improve it.