N *ational* *Semiconductor*

November 1996

NM95MS15
Plug and Play Front-End Device for ISA-Bus Systems

General Description

The NM95MS15 is one of the family of single chip solutions designed to provide complete Plug and Play capability for ISA bus systems. The NM95MS15 includes the necessary state machine logic to manage the Plug and Play protocol in addition to switches for steering Interrupt and DMA requests. It also features a built-in 4k bits of serial EEPROM for storing the resource data specified in the Plug and Play Standard. In addition, 4k bits of the EEPROM is available for use by other on-board logic. This device provides a truly complete single-chip solution for implementing Plug and Play on ISA-Bus adapter cards. The NM95MS15 supports two logical devices with a flexible choice of DMA/IRQ selection, I/O, and MEMORY Chip Select generation.

NM95MS15 is implemented using National's advanced CMOS process and operates from a single power supply. The NM95MS15 is available in a 64-pin TQFP package.

Features

- Single chip implementation of complete Plug and Play Standard
  — Direct interface to ISA-bus
- Three modes of operation
  — Normal DMA mode
  — Extended Interrupt mode
  — Extended DMA mode
- 6, 8, or 11 ISA-bus interrupt lines and 3 DRQ/DACK lines supported (IRQ's and DRQ's are mode dependent)
- On-chip EEPROM for resource request table
- Additional 4k bits of on-chip EEPROM available for external access
- 24 mA drivers for data outputs
- 64-pin TQFP package

Block Diagram

TL/D/12394–1

RRD-B30M126/Printed in U. S. A.   http://www.national.com

Connection Diagram

TL/D/12394-2

Commercial Temperature Range (0°C to +70°C)
Order Number NM95MS15S

Signals	Type	Description
SA<19:0>	I	Address inputs from the ISA bus.
IORD*, SMEMR*	I	I/O and memory read strobes from the ISA bus.
IOWR*, SMEMW*	I	I/O write and memory write strobes from the ISA bus.
AEN	I	Address Enable from ISA bus—used in conjunction with DMA.
SD<7:0>	I/O	Data bus—lower byte—from/to the ISA bus.
OSC (Note 1)	I	"OSC" Clock from ISA bus—used for internal state machines.
RSTDRV	I	Reset input from the ISA bus.
SK,DI	I	Clock and Data input lines for microwire bus connection to access a portion (4k) on chip EEPROM.
CS	I	Chip select for microwire bus connection to access 4k on chip EEPROM. This pin should be pulled down to GND, if the 4k user portion is not used.
DO	O	Data output line for the Microwire interface detailed above.
IRQOUT<5:0>	O	Connection to ISA bus interrupt request pins. On-chip interrupt requests may be connected to any of the 6 lines.
IRQOUT6/DRQIN1	I or O	Interrupt request line to the ISA bus or DMA request line from on-board logic.
IRQOUT7/DACKOUT1*	O	Interrupt request line to the ISA bus or DMA ackowledge for on-board logic.
IRQIN<1:0>	I	Interrupt request from on-board logic.
DRQIN0/IOCS2*	I or O	DMA request from on-board logic or IOCS2 depending on mode selected.
DACKOUT0*/IOCS3*	O	DMA Acknowledge for on-board logic or IOCS3 depending on mode selected.
ISADRQ<2:0>/ IRQOUT<10:8>	O	Connection for three ISA bus DMA Request lines, or additional interrupt request lines depending on the mode selected.
ISADACK<2:0>*	I	DMA acknowledge from the ISA bus.
IOCS<1:0>*	O	Programmable chip selects to address on-board peripherals
MEMCS<1:0>*	O	Programmable chip selects to address on-board ROM/Memory.

* Means active low signal

Note 1: "OSC" clock from ISA Bus is fixed at a standard frequency of 14.318 MHz. NM95MS15 is designed and tested for this frequency. However NM95MS15 can handle frequencies up to 24 MHz though it is not 100% tested.

Pinout Details for the NM95MS15

Mode 00 = DMA Mode; Mode 01 = Extended Interrupt Mode; Mode 10 = Extended DMA Mode

Pin # TQFP	Pin Name			Pin # (TQFP)	Pin Name		
	Mode "00"	Mode "01"	Mode "10"		Mode "00"	Mode "01"	Mode "10"
1	RSTDRV	RSTDRV	RSTDRV	33	SA1	SA1	SA1
2	IOCS1*	IOCS1*	IOCS1*	34	SA2	SA2	SA2
3	IOCS0*	IOCS0*	IOCS0*	35	SA3	SA3	SA3
4	MEMCS1*	MEMCS1*	MEMCS1*	36	SA4	SA4	SA4
5	MEMCS0*	MEMCS0*	MEMCS0*	37	GND	GND	GND
6	SMEMR*	SMEMR*	SMEMR*	38	SA5	SA5	SA5
7	SMEMW*	SMEMW*	SMEMW*	39	SA6	SA6	SA6
8	IOWR*	IOWR*	IOWR*	40	SA7	SA7	SA7
9	IORD*	IORD*	IORD*	41	SA8	SA8	SA8
10	V_{CC}	V_{CC}	V_{CC}	42	SA9	SA9	SA9
11	DRQIN0	IOCS2*	DRQIN0	43	SA10	SA10	SA10
12	DACKOUT0*	IOCS3*	DACKOUT0*	44	SA11	SA11	SA11
13	GND	GND	GND	45	SA12	SA12	SA12
14	IRQIN1	IRQIN1	IRQIN1	46	SA13	SA13	SA13
15	IRQIN0	IRQIN0	IRQIN0	47	SA14	SA14	SA14
16	IRQOUT5	IRQOUT5	IRQOUT5	48	SA15	SA15	SA15
17	IRQOUT6	IRQOUT6	DRQIN1	49	SA16	SA16	SA16
18	IRQOUT7	IRQOUT7	DACKOUT1*	50	SA17	SA17	SA17
19	IRQOUT4	IRQOUT4	IRQOUT4	51	DI	DI	DI
20	IRQOUT3	IRQOUT3	IRQOUT3	52	DO	DO	DO
21	IRQOUT2	IRQOUT2	IRQOUT2	53	SA18	SA18	SA18
22	IRQOUT1	IRQOUT1	IRQOUT1	54	SA19	SA19	SA19
23	IRQOUT0	IRQOUT0	IRQOUT0	55	AEN	AEN	AEN
24	ISADRQ0	IRQOUT8†	ISADRQ0	56	OSC	OSC	OSC
25	ISADRQ1	IRQOUT9†	ISADRQ1	57	SD0	SD0	SD0
26	ISADRQ2	IRQOUT10†	ISADRQ2	58	SD1	SD1	SD1
27	ISADACK0*	NC	ISADACK0*	59	SD2	SD2	SD2
28	ISADACK1*	NC	ISADACK1*	60	SD3	SD3	SD3
29	ISADACK2*	NC	ISADACK2*	61	SD4	SD4	SD4
30	CS	CS	CS	62	SD5	SD5	SD5
31	SK	SK	SK	63	SD6	SD6	SD6
32	SA0	SA0	SA0	64	SD7	SD7	SD7

Note: Mode selection (00, 01 or 10) is done by setting MS bits in the EEPROM configuration register. Detailed information about this is described in User's Guide.

† In Mode "01", IRQOUT8, 9, 10 are hardwired to ISA Bus interrupts IRQ10, IRQ11, IRQ12 respectively. This information supercedes the description in the "NM95MS15 User's Guide".

http://www.national.com

Absolute Maximum Ratings

Ambient Storage Temperature $-65°C$ to $+150°C$

All Input or Output Voltages
  with Respect to Ground $V_{CC} + 1V$ to $-0.3V$

Lead Temperature
  (Soldering, 10 seconds) $+300°C$

ESD Rating   2000V Min

Operating Conditions

Ambient Operating Temperature

NM95MS15 $0°C$ to $+70°C$

Positive Power Supply (V_{CC})   4.5V to 5.5V

DC Electrical Characteristics

| Symbol | Parameter | Test Conditions | Limits | | | Units |
			Min	Typ (Note 1)	Max	
I_{CCA}	Active Power Supply Current	$f_{SCL} = 100$ kHz		6	20	mA
I_{LI}	Input Leakage Current	$V_{IN} =$ GND to V_{CC}		0.2	15	μA
I_{LO}	Output Leakage Current	$V_{OUT} =$ GND to V_{CC}			15	μA
V_{IL}	Input Low Voltage			-0.1	0.8	V
V_{IH}	Input High Voltage		2.0		$V_{CC} + 1.0$	V
V_{OL}	Output Low Voltage	$I_{OL} = 24$ mA (Note 3) $I_{OL} = 2.1$ mA (Note 4)			0.4	V
V_{OH}	Output High Voltage	$I_{OH} = -3$ mA (Note 3) $I_{OH} = -400$ μA (Note 4)	2.4 2.4			V V

Capacitance $T_A = +25°C$, $f = 1.0$ MHz, $V_{CC} = 5V$

Symbol	Test	Conditions	Max	Units
$C_{I/O}$ (Note 2)	Input/Output Capacitance	$V_{I/O} = 0V$	8	pF
C_{IN} (Note 2)	Input Capacitance	$V_{IN} = 0V$	6	pF
C_{OUT} (Note 2)	Output Capacitance	$V_{OUT} = 0V$	6	pF

Note 1: Typical values are for $T_A = 25°C$ and nominal supply voltage (5V).

Note 2: This parameter is periodically sampled and not 100% tested.

Note 3: These values are for ISA signals SD[0:7], IRQx, DRQx.

Note 4: These values are for card signal IOCS[0:3]*, MEMCS[0:1]*, DO(EEPROM).

AC Electrical Characteristics

Symbol	Parameter	Min	Max	Unit
t_{AEN}	AEN Valid to Command Active	100		ns
t_{AC}	Address Valid to Command Active	88		ns
t_{RVD}	Active Read to Valid Data		200	ns
t_{AH}	Address, AEN Hold from Inactive Command	30		ns
t_{RDH}	Read Data Hold from Inactive Read		5	ns
t_{WD}	Write Data Valid before Write Active	22		ns
t_{WDH}	Write Data Hold after Write Inactive	25		ns
t_{CSA}	Chip Selects Valid from Address Valid	5	25	ns
t_{CSC}	Chip Selects Valid from Command Active	5	25	ns
t_{IDD}	Propagation Delay for IRQ/DRQ/DACK	5	25	ns

Resource Allocation Amongst the Two Logical Devices

NM95MS15 supports two Plug n Play logical devices: Logical Device #0, and Logical Device #1. The total resource structure supported by the NM95MS15 is allocated to each of these logical devices as follows:

Mode "00"

	Logical Device #0	Logical Device #1
1) I/O chipselects	IOCS0*	IOCS1*
2) Memory chipselects	MEMCS0*	MEMCS1*
3) Local IRQ input	IRQIN0	IRQIN1
4) Local DQR input	DRQIN0	—

Mode "01"

|	Logical Device #0	Logical Device #1
1) I/O chipselects	IOCS0* and IOCS2*	IOCS1* and IOCS3*
2) Memory chipselects	MEMCS0*	MEMCS1*
3) Local IRQ input	IRQIN0	IRQIN1

Mode "10"

	Logical Device #0	Logical Device #1
1) I/O chipselects	IOCS0*	IOCS1*
2) Memory chipselects	MEMCS0*	MEMCS1*
3) Local IRQ input	IRQIN0	IRQIN1
4) Local DQR input	DRQIN0	DRQIN1

**(1) Timings for ISA Read/Write Cycle**

TL/D/12394–3

(2) Decode Delay for Chip select Generation

TL/D/12394–4

Note: CMD* means IORD*, IOWR*, SMEMR* and SMEMW*.

(3) Propagation Delay for IRQ/DRQ/DACK

TL/D/12394–5

INTRODUCTION

The NM95MS15 is a single-chip solution for the ISA Plug and Play (PnP) specification. It implements the complete state machine and the necessary logic for supporting configurable Interrupts and DMA channels on the ISA bus for one logical device. Apart from providing "PnP" capability, it has built-in EEPROM that eliminates external EEPROM. This device is available in a space saving 64-pin Thin Quad Flat Pack (TQFP) package.

Functional Description

NM95MS15 has three modes of operation, viz, "Normal DMA mode", "Extended Interrupt Mode" and "Extended DMA mode". These modes are programmed using the mode select (MS) bits in one of the configuration registers (Refer to the User's guide for detailed information). Each of these modes are discussed below.

Normal DMA Mode

In the Normal DMA mode, support is provided for

A) One on-board DMA request that is switchable to any three DMA channels on the ISA bus.

B) Two on-board interrupt request lines switchable to any eight IRQ lines on the ISA bus.

C) Two programmable I/O chip selects for on-board logic.

D) Two programmable Memory chip selects for on-board logic.

Figure 1 shows a Block Diagram of NM95MS15 configured for Normal DMA Mode.

FIGURE 1

TL/D/12394–6

Extended Interrupt Mode

In the Ext. Int mode, support is provided for:

A) Two on-board interrupt request lines switchable to any eleven IRQ lines on the ISA bus.

B) Four programmable I/O chip selects for on-board logic.

C) Two programmable Memory chip selects for on-board logic.

Figure 2 shows a Block Diagram of NM95MS15 configured for Extended Interrupt Mode.

FIGURE 2

TL/D/12394–7

Extended DMA Mode

In the Extended DMA mode, support is provided for:

A) Two on-board DMA request that is switchable to any three DMA channels on the ISA bus.

B) Two on-board interrupt request lines switchable to any six IRQ lines on the ISA bus.

C) Two programmable I/O chip selects for on-board logic.

D) Two programmable Memory chip selects for on-board logic.

Figure 3 shows a Block Diagram of NM95MS15 configured for Extended DMA Mode.

FIGURE 3

TL/D/12394-8

Chip Select Generation

Individual I/O or Memory chip select can be generated in the following two ways:

A) Address Decode only

B) Address Decode qualified by Command (IORD*, IOWR* or SMEMR*, SMEMW*).

On-Chip EEPROM

NM95MS15 has 8k bits of EEPROM on chip. All the PnP resource data structure for the logical device is stored in this EEPROM. Of the 8k bits, 4k bits are available for the logical device's external usage. The logical device can access the EEPROM through a microwire port, which is essentially a 4-wire serial bus. The pins CS, SK, DI & DO follow the exact timing as the standard microwire bus and are compatible to the NM93Cxx family of EEPROMs.

EEPROM Programming

The entire 8k bits of EEPROM can be programmed through the ISA bus. The EEPROM can be programmed by putting the device (NM95MS15) in the Configuration state (as defined in the PnP standard). Under this state 4 registers at address 0xF0–0xF3 are accessible to program the EEPROM. The data to be programmed is loaded in register at address 0xF3 and 0xF2 (LSB and MSB respectively). The address to be programmed is loaded in register at address 0xF1. The Ninth bit of address for 8k bits of memory is provided through the register at address 0xF0. Both read write are possible. The actual operation does not begin until Go Ahead (GA) bit is set. Programming a word takes approximately 10 ms. The status of the operation can be polled by the Status bit. This bit is set when the operation is in progress and will be reset when complete. The register at address 0xF0 is the COMMAND register. This is the handshake register in programming the EEPROM and is explained below in a tabular format.

COMMAND register	0xF0	Bit[1:0] - OP Code bits	10 - Read operation 01 - Write operation
		Bit[2] GA(Go ahead bits) If set to 1 the programming will continue. Bit[6:3] - Reserved, should be 0. Bit[7] - It provides A8 of the address. A[0:7] is provided by 0xF1 reg.*	
STATUS register	0x05	Bit[0] - Status/Busy bit during programming "0" is busy, "1" is done.	
Address Register	0xF1	Address Register [A0–A7]	
Data Register	0xF2	Data Byte [MSB]	
Data Register	0xF3	Data Byte [LSB]	

*The PNP resource data portion of the internal memory is at high address. Hence to program that portion, bit [7] of register 0xF0 (A8) should be set to 1.

Physical Dimensions inches (millimeters) unless otherwise noted

12.0 ± 0.2 TYP

□10.0 ± 0.1

64   49

1   48

0.5 TYP

0.22 ± 0.05 TYP

0° MIN

R 0.08 MIN

R 0.08-0.20

GAGE PLANE

0.25

16   33

17   32

1.0

11°-13° TOP AND BOTTOM

1.6 MAX

0.08

0° - 7°

0.05-0.15

0.60± 0.15

SEATING PLANE

0.20 MIN

DETAIL A
TYPICAL

SEE DETAIL A

1.40 ± 0.05

0.125 TYP

VEH64A (REV B)

TQFP Packages (VEH)
Order Number NM95MS15VEH
NS Package Number VEH64A