

# Fast Ethernet/FDDI TP-PMD Transceiver

## GENERAL DESCRIPTION

The ML6673 is a complete monolithic transceiver for 125 Mbaud MLT-3 encoded data transmission over Category 5 unshielded twisted pair and shielded twisted pair cables. The ML6673 integrates the baseline restoration function defined in the TP-PMD standard. The adaptive equalizer in the ML6673 will accurately compensate for line losses exceeding the IEEE 802.3u limit of 100m of UTP.


The ML6673 receive section consists of an equalizing filter with a feedback loop for controlling effective line compensation. The feedback loop contains a filter and detection block for determining the proper control signal. The ML6673 also contains data comparators with precisely controlled slicing thresholds and an MLT-3 to NRZI translator.

The ML6673 transmit section accepts ECL 100K compatible NRZ inputs and converts them to differential current mode MLT-3 signals. Transmit amplitude is controlled by a single external resistor.



## FEATURES

- Compliant with IEEE 802.3u Fast Ethernet (100BASE-TX) standard
- Compliant with ANSI X3T12 FDDI over copper (TP-PMD) standard
- Integrated baseline wander correction circuit
- Transmitter converts NRZI ECL signals to MLT-3 current driven outputs
- Transmitter can be externally turned off (high impedance) for true quiet line
- Receiver includes adaptive equalizer and MLT-3 to NRZI decoder
- Operates over 100 meters of STP or category 5 UTP Twisted Pair Cable set by the IEEE 802.3u standards
- 32-pin PLCC and TQFP

## BLOCK DIAGRAM



## PIN CONFIGURATION



## PIN DESCRIPTION

| NAME           | FUNCTION   |
|----------------|--|
| TXIN+, TXIN-   | These differential ECL100K compatible inputs receive NRZI data from the PHY for transmission.  |
| TPOUT+, TPOUT- | Outputs from the NRZI-MLT3 state machine drive these differential current outputs. The transmitter filter/transformer module connects the media to these pins.               |
| LPBK           | This TTL input enables transmitter-receiver loopback internally when asserted low. When LPBK is asserted, signal detect is asserted.   |
| TXOFF          | This TTL input forces the NRZI-MLT3 state machine to a high impedance state when asserted low and shuts off transmit bias current.   |
| RTSET1, RTSET2 | An external 1% resistor connected between these pins controls the transmitter output current amplitude. $I_{OUT} = 64 \times 1.25V/RTSET$                                    |
| TVCCA, TVCCD   | Separate analog and digital transmitter power supply pins help to isolate sensitive circuitry from noise generating digital functions. Both supplies are nominally +5 volts. |

| NAME           | FUNCTION   |
|----------------|--|
| TGND, TGND     | Analog and digital transmitter grounds provide separate return paths for clean and noisy signals.                                    |
| SD+, SD-       | These differential ECL100K compatible outputs indicate the presence of a data signal with an amplitude exceeding a preset threshold. |
| TPIN+, TPIN-   | MLT-3 encoded data from the receiver filter/transformer module enters the receiver through these pins.                               |
| RXOUT+, RXOUT- | Differential ECL100K compatible outputs provide NRZI encoded data to the PHY.  |
| RRSET1, RRSET2 | Internal time constants controlling the equalizer's transfer function are set by an external resistor connected across these pins.   |
| CMREF          | This pin provides a DC common mode reference point for the receiver inputs.  |
| RVCCA, RVCCD   | Analog and digital supply pins are separated to isolate clean and noisy circuit functions. Both supplies are nominally +5 volts.     |
| RGND           | Receiver ground.   |

## ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

|  |                                    |
|--|------------------------------------|
| V <sub>CC</sub> Supply Voltage Range ..... | GND –0.3V to 6V                    |
| Input Voltage Range                        |                                    |
| Digital Inputs .....                       | GND –0.3V to V <sub>CC</sub> +0.3V |
| Output Current                             |                                    |
| TPOUT±, SD±, RXOUT± .....                  | 50mA                               |
| All other outputs .....                    | 10mA                               |
| Junction Temperature .....                 | 150°C                              |
| Storage Temperature .....                  | –65°C to 150°C                     |

|  |        |
|--|--------|
| Lead Temperature (Soldering, 10 sec) ..... | 260°C  |
| Thermal Resistance (θ <sub>JA</sub> )      |        |
| PLCC .....                                 | 60°C/W |
| TQFP .....                                 | 80°C/W |

## OPERATING CONDITIONS

|  |             |
|--|-------------|
| V <sub>CC</sub> Supply Voltage .....       | 5V ± 5%     |
| T <sub>A</sub> , Ambient Temperature ..... | 0°C to 70°C |
| RTSET .....                                | 2kΩ ±1%     |
| RRSET .....                                | 9.53kΩ ±1%  |
| Receive Transformer Insertion Loss .....   | < –0.5dB    |

## ELECTRICAL CHARACTERISTICS

Unless otherwise specified, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, V<sub>CC</sub> = 5V ±5%, RTSET = 2kΩ. (Note 1)

| PARAMETER  | CONDITIONS | MIN                    | TYP | MAX                    | UNITS |
|--|------------|------------------------|-----|------------------------|-------|
| <b>DC Characteristics</b>  |            |                        |     |                        |       |
| Supply Current   |            |                        |     |                        |       |
| RVCCD  |            |                        | 74  |                        | mA    |
| RVCCA  |            |                        | 65  |                        | mA    |
| TVCCD  |            |                        | 24  |                        | mA    |
| TVCCA  |            |                        | 6   |                        | mA    |
| RVCCD + RVCCA + TVCCD + TVCCA                                      |            |                        |     | 195                    | mA    |
| <b>TTL Inputs (TXOFF, LPBK)</b>                                    |            |                        |     |                        |       |
| V <sub>IL</sub> Input Low Voltage                                  |            |                        |     | 0.8                    | V     |
| V <sub>IH</sub> Input High Voltage                                 |            | 2.0                    |     |                        | V     |
| <b>Differential Inputs (TPIN±, TXIN±)</b>                          |            |                        |     |                        |       |
| TPIN+, TPIN–<br>Common Mode Input Voltage                          |            | 2.2                    |     | V <sub>CC</sub>        | V     |
| TPIN+, TPIN–<br>Differential Input Voltage                         |            |                        |     | 1.5                    | V     |
| TPIN+, TPIN–<br>Differential Input Resistance                      |            | 10.0K                  |     |                        | Ω     |
| TPIN+, TPIN–<br>Common Mode Input Current                          |            |                        |     | +10                    | μA    |
| TXIN+, TXIN–<br>Input Voltage HIGH (V <sub>IH</sub> )              |            | V <sub>CC</sub> –1.165 |     | V <sub>CC</sub> –0.88  | V     |
| TXIN+, TXIN–<br>Input Voltage LOW (V <sub>IL</sub> )               |            | V <sub>CC</sub> –1.810 |     | V <sub>CC</sub> –1.475 | V     |
| TXIN+, TXIN–<br>Input Current LOW (I <sub>IL</sub> )               |            | 0.5                    |     |                        | μA    |
| TXIN+, TXIN–<br>Input Current HIGH (I <sub>IH</sub> )              |            |                        |     | 50                     | μA    |
| <b>Differential Outputs (SD±, RXOUT±, TPOUT±)</b>                  |            |                        |     |                        |       |
| SD+, SD–, RXOUT+, RXOUT–<br>Output Voltage HIGH (V <sub>OH</sub> ) | Note 3     | V <sub>CC</sub> –1.025 |     | V <sub>CC</sub> –0.88  | V     |
| SD+, SD–, RXOUT+, RXOUT–<br>Output Voltage LOW (V <sub>OL</sub> )  | Note 3     | V <sub>CC</sub> –1.81  |     | V <sub>CC</sub> –1.62  | V     |

**ELECTRICAL CHARACTERISTICS** (Continued)

| PARAMETER   | CONDITIONS                          | MIN  | TYP | MAX  | UNITS |
|---|-------------------------------------|------|-----|------|-------|
| <b>Differential Outputs</b> (SD±, RXOUT±, TPOUT±) (Continued)           |                                     |      |     |      |       |
| TPOUT+, TPOUT–<br>Output Current HIGH                                   | $V_{OUT} = V_{CC} \pm 0.5$ , Note 2 | 38.0 |     | 42.0 | mA    |
| TPOUT+, TPOUT–<br>Output Current LOW                                    | $V_{OUT} = V_{CC} \pm 0.5$ , Note 2 | 0    |     | 0.5  | mA    |
| TPOUT+, TPOUT–<br>Output Current Offset                                 |                                     |      |     | 0.5  | mA    |
| TPOUT+, TPOUT– $V_{OUT} = V_{CC}$<br>Output Amplitude Error             | Note 2                              | –5.0 |     | 5.0  | %     |
| TPOUT+, TPOUT– $V_{OUT} = V_{CC} \pm 1.1V$<br>Output Voltage Compliance |                                     | –2.0 |     | +2.0 | %     |

**AC Characteristics**

|                                  |  |  |     |  |    |
|----------------------------------|--|--|-----|--|----|
| TPOUT+, TPOUT–<br>Rise/Fall Time |  |  | 2.0 |  | ns |
| TPOUT+, TPOUT–<br>Output Jitter  |  |  | 0.8 |  | ns |
| RXOUT+, RXOUT–<br>Rise/Fall Time |  |  | 2.0 |  | ns |
| RXOUT+, RXOUT–<br>Output Jitter  |  |  | 2.0 |  | ns |

**Note 1.** Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

**Note 2.** Output current amplitude is determined by  $I_{OUT} = 64 \times 1.25V/RTSET$ .

**Note 3.** Output voltage levels are specified when terminated by  $50\Omega$  to  $V_{CC} - 2V$  or equivalent load.

## FUNCTIONAL DESCRIPTION

The ML6673 MLT-3 transceiver is a physical media dependent transceiver that allows the transmission and reception of 125 Mbaud data over shielded twisted pair cable or category 5 unshielded twisted pair cable. It provides a standard Physical Media Dependent (PMD) interface compatible with many FDDI chip sets.

The transmit section accepts NRZI data, converting it to a three level MLT-3 code and sending the information on a two pin current driven transmitter. The transmitted output passes through an external low pass filter and transformer before entering the connectors to the STP or UTP cable. The output amplitude of the transmitted signal is programmable through the external RTSET resistor.

$$I_{OUT} = \frac{64 \times 1.25V}{RTSET}$$

For 100BASE-TX UTP application, the transmit amplitude is 2VP-P differential achieved by setting  $RTSET = 2k\Omega$  (1%).

The receive section accepts MLT-3 coded data after passing through an isolation transformer and band limiting filter. Before the data can be converted from MLT-3 back to NRZI, the adaptive equalizer is used to compensate for the amplitude and phase distortion incurred from the cable. The adaptive control section determines the signal amplitude (and therefore the cable length) and adjusts the equalizer accordingly.

The receiver also includes the Baseline Wander correction circuitry. The circuit will compensate and track the DC baseline wander caused by DC imbalance of the received data. It will tolerate the test pattern as specified in the ANSI X3T12 TP-PMD specification. A parallel 10pF capacitor can be connected between TPIN+ and TPIN- to improve Bit Error Rate.

The adaptive control block governs both the equalization level as well as the signal detection status. Signal detect is asserted when the equalizer control loop settles or when loop back is asserted. When the input signal is small, the equalization will be at its maximum.

After the signal has been equalized, it passes into the MLT-3 to NRZI converter where it is converted back to NRZI and fed through the loopback multiplexer onto the  $RXOUT_{\pm}$  pins.

Figure 1 shows a timing diagram of NRZI data and the equivalent MLT-3 data. The MLT-3 data shows the output current  $I_{OUT}$  for one side of the transmitter, either  $TPOUT_{+}$  or  $TPOUT_{-}$ . The other transmit output pin will be the complement. Whenever there is a change in level in NRZI, MLT-3 will change levels too. The maximum fundamental frequency of MLT-3 is half of the maximum fundamental of NRZI.

Figure 2 shows a typical gain vs frequency plot of the adaptive equalizer for 0, 25, 50, 75 and 100 meter category 5 cable lengths.

### ML6671 COMPATIBILITY

The ML6673 implements the Baseline Wander correction circuit, in addition to providing the functionality of the existing ML6671 device. The ML6673 is plug-compatible with the ML6671 with the following note:

- In the ML6673 design, the following passive components may be eliminated
  - RSET resistor
  - RTH resistor
  - CAP1 capacitor
  - CAP2 capacitor




Figure 1. MLT-3 Encoding





Figure 2. Equalization Range




### Application Example of ML6673 Configured for 2.0V<sub>p-p</sub> Transmit Amplitude on C5 UTP.


- Note 1. Split 100K ECL terminations are 82Ω and 130Ω to VCC and GND respectively.
- Note 2. Recommended power supply bypass capacitors are 0.1µF with optional 10µF tantalum in parallel.
- Note 3. Transformer turns ratio is 1:1.
- Note 4. LPBK and TXOFF inputs are active LOW.

PHYSICAL DIMENSIONS inches (millimeters)

Package: H32-7  
32-Pin (7 x 7 x 1mm) TQFP



Package: Q32  
32-Pin PLCC



## ORDERING INFORMATION

| PART NUMBER | TEMPERATURE RANGE | PACKAGE             |
|-------------|-------------------|---------------------|
| ML6673CQ    | 0°C to 70°C       | 32-Pin PLCC (Q32)   |
| ML6673CH    | 0°C to 70°C       | 32-Pin TQFP (H32-7) |

© Micro Linear 1997.  **Micro Linear** is a registered trademark of Micro Linear Corporation. Products described in this document may be covered by one or more of the following patents, U.S.: 4,897,611; 4,964,026; 5,027,116; 5,281,862; 5,283,483; 5,418,502; 5,508,570; 5,510,727; 5,523,940; 5,546,017; 5,559,470; 5,565,761; 5,592,128; 5,594,376; Japan: 2598946; 2619299. Other patents are pending.

Micro Linear reserves the right to make changes to any product herein to improve reliability, function or design. Micro Linear does not assume any liability arising out of the application or use of any product described herein, neither does it convey any license under its patent right nor the rights of others. The circuits contained in this data sheet are offered as possible applications only. Micro Linear makes no warranties or representations as to whether the illustrated circuits infringe any intellectual property rights of others, and will accept no responsibility or liability for use of any application herein. The customer is urged to consult with appropriate legal counsel before deciding on a particular application.

2092 Concourse Drive  
San Jose, CA 95131  
Tel: 408/433-5200  
Fax: 408/432-0295