

## BE-S1000 PROGRAMMING GUIDE

### List of Volumes

	Volume	Title	Pages	Status
1	1	General Description		
2	2	Memory Map	14	Release Candidate
3	3	Interrupts	49	Draft
<b>SoC Interconnects</b>				
4	4.1	Network Interconnect (NIC)	36	Release Candidate
5	4.2	Coherent Mesh Network (CMN)	48	Draft
<b>System Debug</b>				
6	5	CoreSight Subsystem		
<b>System Monitoring and Management</b>				
7	6.1	Local Clock and Reset Unit (LCRU)	458	Draft
8	6.2	Process, Voltage and Temperature (PVT) Sensors	24	Release Candidate
<b>Memory Management</b>				
9	7.1	DDR4 Memory Controller		In the pipeline
10	7.2	DDR PHY		
11	7.3	System Memory Management Unit (SMMU)		In the pipeline
<b>Connectivity &amp; Mass Storage</b>				
12	8.1	PCIe RootComplex Controller	488	Draft
13	8.2	PCIe Dual Mode (CCIX/RC) Controller		In the pipeline
14	8.3	PCIe Subsystem APB Bridge	113	Release Candidate
15	8.4	PCIe PHY	282	Release Candidate
16	8.5	1Gb Ethernet MAC (GMAC)		In the pipeline
17	8.6	USB 2.0 Controller		In the pipeline
<b>Timers</b>				
18	9.1	Cortex-A75 Timers		
19	9.2	Peripheral Timers		
20	9.3	Watchdog Timer	26	Release Candidate
<b>Low Speed Peripherals</b>				
21	10.1	I2C/System Management Bus Controller (I2C/SMBus)	127	Draft
22	10.2	Quad Serial Peripheral Interface (qSPI)	69	Draft
23	10.3	Enhanced Serial Peripheral Interface (eSPI)		
24	10.4	Universal Asynchronous Receiver/Transmitter, Type «A»	33	Draft
25	10.5	Universal Asynchronous Receiver/Transmitter, Type «S»		
26	10.6	General Purpose Input/Output (GPIO)	29	Release Candidate

Total 1796